Home
last modified time | relevance | path

Searched refs:in_mod (Results 1 – 10 of 10) sorted by relevance

/drivers/net/ethernet/mellanox/mlx4/
Dfw_qos.c90 u32 in_mod; in mlx4_SET_PORT_PRIO2TC() local
102 in_mod = MLX4_SET_PORT_PRIO2TC << 8 | port; in mlx4_SET_PORT_PRIO2TC()
103 err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT, in mlx4_SET_PORT_PRIO2TC()
117 u32 in_mod; in mlx4_SET_PORT_SCHEDULER() local
150 in_mod = MLX4_SET_PORT_SCHEDULER << 8 | port; in mlx4_SET_PORT_SCHEDULER()
151 err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT, in mlx4_SET_PORT_SCHEDULER()
Dport.c131 u32 in_mod; in mlx4_set_port_mac_table() local
140 in_mod = MLX4_SET_PORT_MAC_TABLE << 8 | port; in mlx4_set_port_mac_table()
142 err = mlx4_cmd(dev, mailbox->dma, in_mod, MLX4_SET_PORT_ETH_OPCODE, in mlx4_set_port_mac_table()
540 u32 in_mod; in mlx4_set_port_vlan_table() local
548 in_mod = MLX4_SET_PORT_VLAN_TABLE << 8 | port; in mlx4_set_port_vlan_table()
549 err = mlx4_cmd(dev, mailbox->dma, in_mod, MLX4_SET_PORT_ETH_OPCODE, in mlx4_set_port_vlan_table()
1332 static int mlx4_common_set_port(struct mlx4_dev *dev, int slave, u32 in_mod, in mlx4_common_set_port() argument
1354 port = in_mod & 0xff; in mlx4_common_set_port()
1355 in_modifier = in_mod >> 8; in mlx4_common_set_port()
1469 err = mlx4_cmd(dev, inbox->dma, in_mod & 0xffff, op_mod, in mlx4_common_set_port()
[all …]
Den_port.c192 u64 in_mod = reset << 8 | port; in mlx4_en_DUMP_ETH_STATS() local
201 err = mlx4_cmd_box(mdev->dev, 0, mailbox->dma, in_mod, 0, in mlx4_en_DUMP_ETH_STATS()
362 in_mod | MLX4_DUMP_ETH_STATS_FLOW_CONTROL, in mlx4_en_DUMP_ETH_STATS()
Dfw.c2623 u32 in_mod; in mlx4_get_phys_port_id() local
2636 in_mod = port << MOD_STAT_CFG_PORT_OFFSET; in mlx4_get_phys_port_id()
2637 err = mlx4_cmd_box(dev, 0, mailbox->dma, in_mod, 0x2, in mlx4_get_phys_port_id()
2658 u32 in_mod = MLX4_WOL_SETUP_MODE | port << 8; in mlx4_wol_read() local
2660 return mlx4_cmd_imm(dev, 0, config, in_mod, 0x3, in mlx4_wol_read()
2668 u32 in_mod = MLX4_WOL_SETUP_MODE | port << 8; in mlx4_wol_write() local
2670 return mlx4_cmd(dev, config, in_mod, 0x1, MLX4_CMD_MOD_STAT_CFG, in mlx4_wol_write()
3006 u32 in_mod; in mlx4_SET_PORT_phv_bit() local
3018 in_mod = MLX4_SET_PORT_GENERAL << 8 | port; in mlx4_SET_PORT_phv_bit()
3019 err = mlx4_cmd(dev, mailbox->dma, in_mod, MLX4_SET_PORT_ETH_OPCODE, in mlx4_SET_PORT_phv_bit()
Dmcg.c99 u32 in_mod; in mlx4_WRITE_PROMISC() local
101 in_mod = (u32) port << 16 | steer << 1; in mlx4_WRITE_PROMISC()
102 return mlx4_cmd(dev, mailbox->dma, in_mod, 0x1, in mlx4_WRITE_PROMISC()
/drivers/net/ethernet/mellanox/mlxsw/
Dcmd.h61 u32 in_mod, bool out_mbox_direct,
66 u8 opcode_mod, u32 in_mod, char *in_mbox, in mlxsw_cmd_exec_in() argument
69 return mlxsw_cmd_exec(mlxsw_core, opcode, opcode_mod, in_mod, false, in mlxsw_cmd_exec_in()
74 u8 opcode_mod, u32 in_mod, in mlxsw_cmd_exec_out() argument
78 return mlxsw_cmd_exec(mlxsw_core, opcode, opcode_mod, in_mod, in mlxsw_cmd_exec_out()
84 u8 opcode_mod, u32 in_mod) in mlxsw_cmd_exec_none() argument
86 return mlxsw_cmd_exec(mlxsw_core, opcode, opcode_mod, in_mod, false, in mlxsw_cmd_exec_none()
Dcore.c1740 u32 in_mod, bool out_mbox_direct, in mlxsw_cmd_exec() argument
1752 opcode, mlxsw_cmd_opcode_str(opcode), opcode_mod, in_mod); in mlxsw_cmd_exec()
1759 opcode_mod, in_mod, out_mbox_direct, in mlxsw_cmd_exec()
1766 in_mod, status, mlxsw_cmd_status_str(status)); in mlxsw_cmd_exec()
1770 in_mod); in mlxsw_cmd_exec()
Dcore.h343 u32 in_mod, bool out_mbox_direct,
Di2c.c424 u32 in_mod, bool out_mbox_direct, in mlxsw_i2c_cmd_exec() argument
Dpci.c1535 u32 in_mod, bool out_mbox_direct, in mlxsw_pci_cmd_exec() argument
1562 mlxsw_pci_write32(mlxsw_pci, CIR_IN_MODIFIER, in_mod); in mlxsw_pci_cmd_exec()