Home
last modified time | relevance | path

Searched refs:m3 (Results 1 – 12 of 12) sorted by relevance

/drivers/ssb/
Dmain.c839 u32 n1, n2, clock, m1, m2, m3, mc; in ssb_calc_clock_rate() local
881 m3 = ((m & SSB_CHIPCO_CLK_M3) >> SSB_CHIPCO_CLK_M3_SHIFT); in ssb_calc_clock_rate()
895 m3 = clkfactor_f6_resolve(m3); in ssb_calc_clock_rate()
905 return (clock / (m1 * m2 * m3)); in ssb_calc_clock_rate()
907 return (clock / (m1 * m3)); in ssb_calc_clock_rate()
913 m3 += SSB_CHIPCO_CLK_T2_BIAS; in ssb_calc_clock_rate()
916 SSB_WARN_ON(!((m3 >= 2) && (m3 <= 7))); in ssb_calc_clock_rate()
923 clock /= m3; in ssb_calc_clock_rate()
/drivers/net/ethernet/broadcom/bnx2x/
Dbnx2x_init.h540 #define BLOCK_PRTY_INFO(block, en_mask, m1, m1h, m2, m3) \ argument
544 en_mask, {m1, m1h, m2, m3}, #block \
547 #define BLOCK_PRTY_INFO_0(block, en_mask, m1, m1h, m2, m3) \ argument
551 en_mask, {m1, m1h, m2, m3}, #block"_0" \
554 #define BLOCK_PRTY_INFO_1(block, en_mask, m1, m1h, m2, m3) \ argument
558 en_mask, {m1, m1h, m2, m3}, #block"_1" \
Dbnx2x_fw_defs.h32 * IRO[142].m2) + ((sbId) * IRO[142].m3))
Dbnx2x.h1185 u16 m3; member
Dbnx2x_main.c13539 target[i].m3 = (tmp >> 16) & 0xffff; in bnx2x_prep_iro()
/drivers/net/ethernet/apm/xgene-v2/
Dring.h71 __le64 m3; member
/drivers/media/common/saa7146/
Dsaa7146_video.c225 int i,p,m1,m2,m3,o1,o2; in saa7146_pgtable_build() local
232 m3 = ((size+(size/2)+PAGE_SIZE)/PAGE_SIZE)-1; in saa7146_pgtable_build()
236 size, m1, m2, m3, o1, o2); in saa7146_pgtable_build()
243 m3 = ((2*size+PAGE_SIZE)/PAGE_SIZE)-1; in saa7146_pgtable_build()
247 size, m1, m2, m3, o1, o2); in saa7146_pgtable_build()
289 for(i = m2; i <= m3; i++,ptr3++) { in saa7146_pgtable_build()
/drivers/dma/
Dxgene-dma.c214 __le64 m3; member
402 return &desc->m3; in xgene_dma_lookup_ext8()
419 desc->m3 |= cpu_to_le64((u64)dst_ring_num << in xgene_dma_init_desc()
441 desc1->m3 |= cpu_to_le64(*dst); in xgene_dma_prep_xor_desc()
/drivers/net/ethernet/apm/xgene/
Dxgene_enet_hw.h338 __le64 m3; member
Dxgene_enet_main.c265 if (GET_BIT(ET, le64_to_cpu(raw_desc->m3))) { in xgene_enet_tx_completion()
266 mss_index = GET_VAL(MSS, le64_to_cpu(raw_desc->m3)); in xgene_enet_tx_completion()
443 raw_desc->m3 = cpu_to_le64(SET_VAL(HENQNUM, tx_ring->dst_ring_num) | in xgene_enet_setup_tx_desc()
/drivers/ata/
Dsata_mv.c3364 u32 m2, m3; in mv6_phy_errata() local
3385 m3 = readl(port_mmio + PHY_MODE3); in mv6_phy_errata()
3386 m3 = (m3 & 0x1f) | (0x5555601 << 5); in mv6_phy_errata()
3390 m3 &= ~0x1c; in mv6_phy_errata()
3411 writel(m3, port_mmio + PHY_MODE3); in mv6_phy_errata()
/drivers/net/ethernet/qlogic/qed/
Dqed_hsi.h2791 __le16 m3; member