/drivers/gpu/drm/nouveau/nvkm/subdev/bios/ |
D | pll.c | 275 info->vco1.max_n = 0xff; in nvbios_pll_parse() 289 info->vco2.max_n = 0x1f; in nvbios_pll_parse() 292 info->vco2.max_n = 0x28; in nvbios_pll_parse() 309 info->vco1.max_n = nvbios_rd08(bios, data + 21); in nvbios_pll_parse() 313 info->vco2.max_n = nvbios_rd08(bios, data + 25); in nvbios_pll_parse() 338 info->vco1.max_n = nvbios_rd08(bios, data + 17); in nvbios_pll_parse() 342 info->vco2.max_n = nvbios_rd08(bios, data + 21); in nvbios_pll_parse() 360 info->vco1.max_n = nvbios_rd08(bios, data + 11); in nvbios_pll_parse() 399 info->vco1.max_n = 0xff; in nvbios_pll_parse()
|
/drivers/clk/sunxi-ng/ |
D | ccu_nk.c | 17 unsigned long n, min_n, max_n; member 29 for (_n = nk->min_n; _n <= nk->max_n; _n++) { in ccu_nk_find_best() 106 _nk.max_n = nk->n.max ?: 1 << nk->n.width; in ccu_nk_round_rate() 131 _nk.max_n = nk->n.max ?: 1 << nk->n.width; in ccu_nk_set_rate()
|
D | ccu_nm.c | 18 unsigned long n, min_n, max_n; member 29 for (_n = nm->min_n; _n <= nm->max_n; _n++) { in ccu_nm_find_best() 106 _nm.max_n = nm->n.max ?: 1 << nm->n.width; in ccu_nm_round_rate() 142 _nm.max_n = nm->n.max ?: 1 << nm->n.width; in ccu_nm_set_rate()
|
D | ccu_nkmp.c | 17 unsigned long n, min_n, max_n; member 31 for (_n = nkmp->min_n; _n <= nkmp->max_n; _n++) { in ccu_nkmp_find_best() 120 _nkmp.max_n = nkmp->n.max ?: 1 << nkmp->n.width; in ccu_nkmp_round_rate() 142 _nkmp.max_n = nkmp->n.max ?: 1 << nkmp->n.width; in ccu_nkmp_set_rate()
|
D | ccu_nkm.c | 17 unsigned long n, min_n, max_n; member 30 for (_n = nkm->min_n; _n <= nkm->max_n; _n++) { in ccu_nkm_find_best() 119 _nkm.max_n = nkm->n.max ?: 1 << nkm->n.width; in ccu_nkm_round_rate() 159 _nkm.max_n = nkm->n.max ?: 1 << nkm->n.width; in ccu_nkm_set_rate()
|
/drivers/gpu/drm/nouveau/nvkm/subdev/clk/ |
D | pllnv04.c | 43 int minN = info->vco1.min_n, maxN = info->vco1.max_n; in getMNP_single() 145 int minN1 = info->vco1.min_n, maxN1 = info->vco1.max_n; in getMNP_double() 147 int minN2 = info->vco2.min_n, maxN2 = info->vco2.max_n; in getMNP_double()
|
D | gk20a.c | 60 .min_n = 8, .max_n = 255, 155 if (n > clk->params->max_n) in gk20a_pllg_calc_mnp() 163 if (n > clk->params->max_n) in gk20a_pllg_calc_mnp()
|
D | pllgt215.c | 64 if (N > info->vco1.max_n) in gt215_pll_calc()
|
D | gk20a.h | 106 u32 min_n, max_n; member
|
D | gm20b.c | 155 .min_n = 8, .max_n = 255, 247 if (n >> DFS_DET_RANGE > p->max_n) { in gm20b_dvfs_calc_ndiv() 249 n = p->max_n << DFS_DET_RANGE; in gm20b_dvfs_calc_ndiv()
|
/drivers/gpu/drm/nouveau/include/nvkm/subdev/bios/ |
D | pll.h | 71 u8 max_n; member
|
/drivers/staging/rts5208/ |
D | rtsx_card.c | 636 u8 n = (u8)(clk - 2), min_n, max_n; in switch_ssc_clock() local 644 max_n = 120; in switch_ssc_clock() 650 if ((clk <= 2) || (n > max_n)) { in switch_ssc_clock()
|
/drivers/video/fbdev/intelfb/ |
D | intelfbhw.c | 43 int min_m2, max_m2, min_n, max_n; member 1000 } while ((n <= pll->max_n) && (f_out >= clock)); in calc_pll_params()
|
/drivers/gpu/drm/nouveau/dispnv04/ |
D | hw.c | 268 pv.N1 >= pll_lim.vco1.min_n && pv.N1 <= pll_lim.vco1.max_n && in nouveau_hw_fix_bad_vpll()
|
/drivers/gpu/drm/i915/ |
D | intel_display.c | 762 int max_n; in g4x_find_best_dpll() local 771 max_n = limit->n.max; in g4x_find_best_dpll() 773 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { in g4x_find_best_dpll() 793 max_n = clock.n; in g4x_find_best_dpll() 859 int max_n = min(limit->n.max, refclk / 19200); in vlv_find_best_dpll() local 867 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { in vlv_find_best_dpll()
|