Home
last modified time | relevance | path

Searched refs:mrrs (Results 1 – 7 of 7) sorted by relevance

/drivers/net/ethernet/cavium/liquidio/
Dcn66xx_device.c98 enum octeon_pcie_mrrs mrrs) in lio_cn6xxx_setup_pcie_mrrs() argument
106 if (mrrs == PCIE_MRRS_DEFAULT) { in lio_cn6xxx_setup_pcie_mrrs()
107 mrrs = ((val & (0x7 << 12)) >> 12); in lio_cn6xxx_setup_pcie_mrrs()
110 val |= (mrrs << 12); /* Set MRRS */ in lio_cn6xxx_setup_pcie_mrrs()
116 r64 |= mrrs; in lio_cn6xxx_setup_pcie_mrrs()
121 r64 |= mrrs; in lio_cn6xxx_setup_pcie_mrrs()
Dcn66xx_device.h73 enum octeon_pcie_mrrs mrrs);
/drivers/pci/
Dprobe.c2307 int rc, mrrs; in pcie_write_mrrs() local
2320 mrrs = pcie_get_mps(dev); in pcie_write_mrrs()
2327 while (mrrs != pcie_get_readrq(dev) && mrrs >= 128) { in pcie_write_mrrs()
2328 rc = pcie_set_readrq(dev, mrrs); in pcie_write_mrrs()
2333 mrrs /= 2; in pcie_write_mrrs()
2336 if (mrrs < 128) in pcie_write_mrrs()
/drivers/net/ethernet/
Djme.h443 u8 mrrs; member
Djme.c3082 pci_read_config_byte(pdev, PCI_DCSR_MRRS, &jme->mrrs); in jme_init_one()
3083 jme->mrrs &= PCI_DCSR_MRRS_MASK; in jme_init_one()
3084 switch (jme->mrrs) { in jme_init_one()
/drivers/net/ethernet/broadcom/bnx2x/
Dbnx2x_main.c117 static int mrrs = -1; variable
118 module_param(mrrs, int, S_IRUGO);
119 MODULE_PARM_DESC(mrrs, " Force Max Read Req Size (0..3) (for debug)");
6922 if (bp->mrrs == -1) in bnx2x_init_pxp()
6925 DP(NETIF_MSG_HW, "force read order to %d\n", bp->mrrs); in bnx2x_init_pxp()
6926 r_order = bp->mrrs; in bnx2x_init_pxp()
12488 bp->mrrs = mrrs; in bnx2x_init_bp()
Dbnx2x.h1513 int mrrs; member