Home
last modified time | relevance | path

Searched refs:nCur40MhzPrimeSC (Results 1 – 14 of 14) sorted by relevance

/drivers/staging/rtl8723bs/hal/
Drtl8723b_phycfg.c785 pHalData->nCur40MhzPrimeSC in phy_GetSecondaryChnl_8723B()
797 (pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) && in phy_GetSecondaryChnl_8723B()
802 (pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) && in phy_GetSecondaryChnl_8723B()
807 (pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) && in phy_GetSecondaryChnl_8723B()
812 (pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) && in phy_GetSecondaryChnl_8723B()
825 pHalData->nCur40MhzPrimeSC in phy_GetSecondaryChnl_8723B()
829 if (pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) in phy_GetSecondaryChnl_8723B()
831 else if (pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) in phy_GetSecondaryChnl_8723B()
876 PHY_SetBBReg(Adapter, rCCK0_System, bCCKSideBand, (pHalData->nCur40MhzPrimeSC>>1)); in phy_PostSetBwMode8723B()
878 PHY_SetBBReg(Adapter, rOFDM1_LSTF, 0xC00, pHalData->nCur40MhzPrimeSC); in phy_PostSetBwMode8723B()
[all …]
Drtl8723b_dm.c118 ODM_CmnInfoHook(pDM_Odm, ODM_CMNINFO_SEC_CHNL_OFFSET, &(pHalData->nCur40MhzPrimeSC)); in Update_ODM_ComInfo_8723b()
Drtl8723b_hal_init.c2935 …if ((pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) && (pHalData->nCur80MhzPrimeSC == … in SCMapping_8723B()
2937 …else if ((pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) && (pHalData->nCur80MhzPrimeS… in SCMapping_8723B()
2939 …else if ((pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) && (pHalData->nCur80MhzPrimeS… in SCMapping_8723B()
2941 …else if ((pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) && (pHalData->nCur80MhzPrimeS… in SCMapping_8723B()
2952 if (pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) { in SCMapping_8723B()
2954 } else if (pHalData->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) { in SCMapping_8723B()
/drivers/staging/rtl8188eu/hal/
Dphy.c228 (hal_data->nCur40MhzPrimeSC<<5); in phy_set_bw_mode_callback()
248 (hal_data->nCur40MhzPrimeSC>>1)); in phy_set_bw_mode_callback()
250 hal_data->nCur40MhzPrimeSC); in phy_set_bw_mode_callback()
252 (hal_data->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) ? 2 : 1); in phy_set_bw_mode_callback()
269 hal_data->nCur40MhzPrimeSC = offset; in rtw_hal_set_bwmode()
Drtl8188e_dm.c107 dm_odm->pSecChOffset = &hal_data->nCur40MhzPrimeSC; in Update_ODM_ComInfo_88E()
Dusb_halinit.c1463 regTmp = (haldata->nCur40MhzPrimeSC)<<5; in rtw_hal_set_hwreg()
/drivers/staging/rtl8192u/
Dr819xU_phy.c1590 priv->nCur40MhzPrimeSC>>1); in rtl8192_SetBWModeWorkItem()
1593 priv->nCur40MhzPrimeSC); in rtl8192_SetBWModeWorkItem()
1678 priv->nCur40MhzPrimeSC = HAL_PRIME_CHNL_OFFSET_UPPER; in rtl8192_SetBWMode()
1680 priv->nCur40MhzPrimeSC = HAL_PRIME_CHNL_OFFSET_LOWER; in rtl8192_SetBWMode()
1682 priv->nCur40MhzPrimeSC = HAL_PRIME_CHNL_OFFSET_DONT_CARE; in rtl8192_SetBWMode()
Dr8192U.h1002 u8 nCur40MhzPrimeSC; member
Dr8192U_core.c1569 tx_fwinfo->TxSubCarrier = priv->nCur40MhzPrimeSC; in rtl8192_tx()
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phy.c1231 (priv->nCur40MhzPrimeSC>>1)); in _rtl92e_set_bw_mode_work_item()
1233 priv->nCur40MhzPrimeSC); in _rtl92e_set_bw_mode_work_item()
1285 priv->nCur40MhzPrimeSC = HAL_PRIME_CHNL_OFFSET_UPPER; in rtl92e_set_bw_mode()
1287 priv->nCur40MhzPrimeSC = HAL_PRIME_CHNL_OFFSET_LOWER; in rtl92e_set_bw_mode()
1289 priv->nCur40MhzPrimeSC = HAL_PRIME_CHNL_OFFSET_DONT_CARE; in rtl92e_set_bw_mode()
Drtl_core.h477 u8 nCur40MhzPrimeSC; member
Dr8192E_dev.c1223 pTxFwInfo->TxSubCarrier = priv->nCur40MhzPrimeSC; in rtl92e_fill_tx_desc()
/drivers/staging/rtl8188eu/include/
Drtl8188e_hal.h199 u8 nCur40MhzPrimeSC;/* Control channel sub-carrier */ member
/drivers/staging/rtl8723bs/include/
Dhal_data.h204 u8 nCur40MhzPrimeSC;/* Control channel sub-carrier */ member