• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  * tw9910 Video Driver
3  *
4  * Copyright (C) 2008 Renesas Solutions Corp.
5  * Kuninori Morimoto <morimoto.kuninori@renesas.com>
6  *
7  * Based on ov772x driver,
8  *
9  * Copyright (C) 2008 Kuninori Morimoto <morimoto.kuninori@renesas.com>
10  * Copyright 2006-7 Jonathan Corbet <corbet@lwn.net>
11  * Copyright (C) 2008 Magnus Damm
12  * Copyright (C) 2008, Guennadi Liakhovetski <kernel@pengutronix.de>
13  *
14  * This program is free software; you can redistribute it and/or modify
15  * it under the terms of the GNU General Public License version 2 as
16  * published by the Free Software Foundation.
17  */
18 
19 #include <linux/init.h>
20 #include <linux/module.h>
21 #include <linux/i2c.h>
22 #include <linux/slab.h>
23 #include <linux/kernel.h>
24 #include <linux/delay.h>
25 #include <linux/v4l2-mediabus.h>
26 #include <linux/videodev2.h>
27 
28 #include <media/soc_camera.h>
29 #include <media/tw9910.h>
30 #include <media/v4l2-clk.h>
31 #include <media/v4l2-subdev.h>
32 
33 #define GET_ID(val)  ((val & 0xF8) >> 3)
34 #define GET_REV(val) (val & 0x07)
35 
36 /*
37  * register offset
38  */
39 #define ID		0x00 /* Product ID Code Register */
40 #define STATUS1		0x01 /* Chip Status Register I */
41 #define INFORM		0x02 /* Input Format */
42 #define OPFORM		0x03 /* Output Format Control Register */
43 #define DLYCTR		0x04 /* Hysteresis and HSYNC Delay Control */
44 #define OUTCTR1		0x05 /* Output Control I */
45 #define ACNTL1		0x06 /* Analog Control Register 1 */
46 #define CROP_HI		0x07 /* Cropping Register, High */
47 #define VDELAY_LO	0x08 /* Vertical Delay Register, Low */
48 #define VACTIVE_LO	0x09 /* Vertical Active Register, Low */
49 #define HDELAY_LO	0x0A /* Horizontal Delay Register, Low */
50 #define HACTIVE_LO	0x0B /* Horizontal Active Register, Low */
51 #define CNTRL1		0x0C /* Control Register I */
52 #define VSCALE_LO	0x0D /* Vertical Scaling Register, Low */
53 #define SCALE_HI	0x0E /* Scaling Register, High */
54 #define HSCALE_LO	0x0F /* Horizontal Scaling Register, Low */
55 #define BRIGHT		0x10 /* BRIGHTNESS Control Register */
56 #define CONTRAST	0x11 /* CONTRAST Control Register */
57 #define SHARPNESS	0x12 /* SHARPNESS Control Register I */
58 #define SAT_U		0x13 /* Chroma (U) Gain Register */
59 #define SAT_V		0x14 /* Chroma (V) Gain Register */
60 #define HUE		0x15 /* Hue Control Register */
61 #define CORING1		0x17
62 #define CORING2		0x18 /* Coring and IF compensation */
63 #define VBICNTL		0x19 /* VBI Control Register */
64 #define ACNTL2		0x1A /* Analog Control 2 */
65 #define OUTCTR2		0x1B /* Output Control 2 */
66 #define SDT		0x1C /* Standard Selection */
67 #define SDTR		0x1D /* Standard Recognition */
68 #define TEST		0x1F /* Test Control Register */
69 #define CLMPG		0x20 /* Clamping Gain */
70 #define IAGC		0x21 /* Individual AGC Gain */
71 #define AGCGAIN		0x22 /* AGC Gain */
72 #define PEAKWT		0x23 /* White Peak Threshold */
73 #define CLMPL		0x24 /* Clamp level */
74 #define SYNCT		0x25 /* Sync Amplitude */
75 #define MISSCNT		0x26 /* Sync Miss Count Register */
76 #define PCLAMP		0x27 /* Clamp Position Register */
77 #define VCNTL1		0x28 /* Vertical Control I */
78 #define VCNTL2		0x29 /* Vertical Control II */
79 #define CKILL		0x2A /* Color Killer Level Control */
80 #define COMB		0x2B /* Comb Filter Control */
81 #define LDLY		0x2C /* Luma Delay and H Filter Control */
82 #define MISC1		0x2D /* Miscellaneous Control I */
83 #define LOOP		0x2E /* LOOP Control Register */
84 #define MISC2		0x2F /* Miscellaneous Control II */
85 #define MVSN		0x30 /* Macrovision Detection */
86 #define STATUS2		0x31 /* Chip STATUS II */
87 #define HFREF		0x32 /* H monitor */
88 #define CLMD		0x33 /* CLAMP MODE */
89 #define IDCNTL		0x34 /* ID Detection Control */
90 #define CLCNTL1		0x35 /* Clamp Control I */
91 #define ANAPLLCTL	0x4C
92 #define VBIMIN		0x4D
93 #define HSLOWCTL	0x4E
94 #define WSS3		0x4F
95 #define FILLDATA	0x50
96 #define SDID		0x51
97 #define DID		0x52
98 #define WSS1		0x53
99 #define WSS2		0x54
100 #define VVBI		0x55
101 #define LCTL6		0x56
102 #define LCTL7		0x57
103 #define LCTL8		0x58
104 #define LCTL9		0x59
105 #define LCTL10		0x5A
106 #define LCTL11		0x5B
107 #define LCTL12		0x5C
108 #define LCTL13		0x5D
109 #define LCTL14		0x5E
110 #define LCTL15		0x5F
111 #define LCTL16		0x60
112 #define LCTL17		0x61
113 #define LCTL18		0x62
114 #define LCTL19		0x63
115 #define LCTL20		0x64
116 #define LCTL21		0x65
117 #define LCTL22		0x66
118 #define LCTL23		0x67
119 #define LCTL24		0x68
120 #define LCTL25		0x69
121 #define LCTL26		0x6A
122 #define HSBEGIN		0x6B
123 #define HSEND		0x6C
124 #define OVSDLY		0x6D
125 #define OVSEND		0x6E
126 #define VBIDELAY	0x6F
127 
128 /*
129  * register detail
130  */
131 
132 /* INFORM */
133 #define FC27_ON     0x40 /* 1 : Input crystal clock frequency is 27MHz */
134 #define FC27_FF     0x00 /* 0 : Square pixel mode. */
135 			 /*     Must use 24.54MHz for 60Hz field rate */
136 			 /*     source or 29.5MHz for 50Hz field rate */
137 #define IFSEL_S     0x10 /* 01 : S-video decoding */
138 #define IFSEL_C     0x00 /* 00 : Composite video decoding */
139 			 /* Y input video selection */
140 #define YSEL_M0     0x00 /*  00 : Mux0 selected */
141 #define YSEL_M1     0x04 /*  01 : Mux1 selected */
142 #define YSEL_M2     0x08 /*  10 : Mux2 selected */
143 #define YSEL_M3     0x10 /*  11 : Mux3 selected */
144 
145 /* OPFORM */
146 #define MODE        0x80 /* 0 : CCIR601 compatible YCrCb 4:2:2 format */
147 			 /* 1 : ITU-R-656 compatible data sequence format */
148 #define LEN         0x40 /* 0 : 8-bit YCrCb 4:2:2 output format */
149 			 /* 1 : 16-bit YCrCb 4:2:2 output format.*/
150 #define LLCMODE     0x20 /* 1 : LLC output mode. */
151 			 /* 0 : free-run output mode */
152 #define AINC        0x10 /* Serial interface auto-indexing control */
153 			 /* 0 : auto-increment */
154 			 /* 1 : non-auto */
155 #define VSCTL       0x08 /* 1 : Vertical out ctrl by DVALID */
156 			 /* 0 : Vertical out ctrl by HACTIVE and DVALID */
157 #define OEN_TRI_SEL_MASK	0x07
158 #define OEN_TRI_SEL_ALL_ON	0x00 /* Enable output for Rev0/Rev1 */
159 #define OEN_TRI_SEL_ALL_OFF_r0	0x06 /* All tri-stated for Rev0 */
160 #define OEN_TRI_SEL_ALL_OFF_r1	0x07 /* All tri-stated for Rev1 */
161 
162 /* OUTCTR1 */
163 #define VSP_LO      0x00 /* 0 : VS pin output polarity is active low */
164 #define VSP_HI      0x80 /* 1 : VS pin output polarity is active high. */
165 			 /* VS pin output control */
166 #define VSSL_VSYNC  0x00 /*   0 : VSYNC  */
167 #define VSSL_VACT   0x10 /*   1 : VACT   */
168 #define VSSL_FIELD  0x20 /*   2 : FIELD  */
169 #define VSSL_VVALID 0x30 /*   3 : VVALID */
170 #define VSSL_ZERO   0x70 /*   7 : 0      */
171 #define HSP_LOW     0x00 /* 0 : HS pin output polarity is active low */
172 #define HSP_HI      0x08 /* 1 : HS pin output polarity is active high.*/
173 			 /* HS pin output control */
174 #define HSSL_HACT   0x00 /*   0 : HACT   */
175 #define HSSL_HSYNC  0x01 /*   1 : HSYNC  */
176 #define HSSL_DVALID 0x02 /*   2 : DVALID */
177 #define HSSL_HLOCK  0x03 /*   3 : HLOCK  */
178 #define HSSL_ASYNCW 0x04 /*   4 : ASYNCW */
179 #define HSSL_ZERO   0x07 /*   7 : 0      */
180 
181 /* ACNTL1 */
182 #define SRESET      0x80 /* resets the device to its default state
183 			  * but all register content remain unchanged.
184 			  * This bit is self-resetting.
185 			  */
186 #define ACNTL1_PDN_MASK	0x0e
187 #define CLK_PDN		0x08 /* system clock power down */
188 #define Y_PDN		0x04 /* Luma ADC power down */
189 #define C_PDN		0x02 /* Chroma ADC power down */
190 
191 /* ACNTL2 */
192 #define ACNTL2_PDN_MASK	0x40
193 #define PLL_PDN		0x40 /* PLL power down */
194 
195 /* VBICNTL */
196 
197 /* RTSEL : control the real time signal output from the MPOUT pin */
198 #define RTSEL_MASK  0x07
199 #define RTSEL_VLOSS 0x00 /* 0000 = Video loss */
200 #define RTSEL_HLOCK 0x01 /* 0001 = H-lock */
201 #define RTSEL_SLOCK 0x02 /* 0010 = S-lock */
202 #define RTSEL_VLOCK 0x03 /* 0011 = V-lock */
203 #define RTSEL_MONO  0x04 /* 0100 = MONO */
204 #define RTSEL_DET50 0x05 /* 0101 = DET50 */
205 #define RTSEL_FIELD 0x06 /* 0110 = FIELD */
206 #define RTSEL_RTCO  0x07 /* 0111 = RTCO ( Real Time Control ) */
207 
208 /* HSYNC start and end are constant for now */
209 #define HSYNC_START	0x0260
210 #define HSYNC_END	0x0300
211 
212 /*
213  * structure
214  */
215 
216 struct regval_list {
217 	unsigned char reg_num;
218 	unsigned char value;
219 };
220 
221 struct tw9910_scale_ctrl {
222 	char           *name;
223 	unsigned short  width;
224 	unsigned short  height;
225 	u16             hscale;
226 	u16             vscale;
227 };
228 
229 struct tw9910_priv {
230 	struct v4l2_subdev		subdev;
231 	struct v4l2_clk			*clk;
232 	struct tw9910_video_info	*info;
233 	const struct tw9910_scale_ctrl	*scale;
234 	v4l2_std_id			norm;
235 	u32				revision;
236 };
237 
238 static const struct tw9910_scale_ctrl tw9910_ntsc_scales[] = {
239 	{
240 		.name   = "NTSC SQ",
241 		.width  = 640,
242 		.height = 480,
243 		.hscale = 0x0100,
244 		.vscale = 0x0100,
245 	},
246 	{
247 		.name   = "NTSC CCIR601",
248 		.width  = 720,
249 		.height = 480,
250 		.hscale = 0x0100,
251 		.vscale = 0x0100,
252 	},
253 	{
254 		.name   = "NTSC SQ (CIF)",
255 		.width  = 320,
256 		.height = 240,
257 		.hscale = 0x0200,
258 		.vscale = 0x0200,
259 	},
260 	{
261 		.name   = "NTSC CCIR601 (CIF)",
262 		.width  = 360,
263 		.height = 240,
264 		.hscale = 0x0200,
265 		.vscale = 0x0200,
266 	},
267 	{
268 		.name   = "NTSC SQ (QCIF)",
269 		.width  = 160,
270 		.height = 120,
271 		.hscale = 0x0400,
272 		.vscale = 0x0400,
273 	},
274 	{
275 		.name   = "NTSC CCIR601 (QCIF)",
276 		.width  = 180,
277 		.height = 120,
278 		.hscale = 0x0400,
279 		.vscale = 0x0400,
280 	},
281 };
282 
283 static const struct tw9910_scale_ctrl tw9910_pal_scales[] = {
284 	{
285 		.name   = "PAL SQ",
286 		.width  = 768,
287 		.height = 576,
288 		.hscale = 0x0100,
289 		.vscale = 0x0100,
290 	},
291 	{
292 		.name   = "PAL CCIR601",
293 		.width  = 720,
294 		.height = 576,
295 		.hscale = 0x0100,
296 		.vscale = 0x0100,
297 	},
298 	{
299 		.name   = "PAL SQ (CIF)",
300 		.width  = 384,
301 		.height = 288,
302 		.hscale = 0x0200,
303 		.vscale = 0x0200,
304 	},
305 	{
306 		.name   = "PAL CCIR601 (CIF)",
307 		.width  = 360,
308 		.height = 288,
309 		.hscale = 0x0200,
310 		.vscale = 0x0200,
311 	},
312 	{
313 		.name   = "PAL SQ (QCIF)",
314 		.width  = 192,
315 		.height = 144,
316 		.hscale = 0x0400,
317 		.vscale = 0x0400,
318 	},
319 	{
320 		.name   = "PAL CCIR601 (QCIF)",
321 		.width  = 180,
322 		.height = 144,
323 		.hscale = 0x0400,
324 		.vscale = 0x0400,
325 	},
326 };
327 
328 /*
329  * general function
330  */
to_tw9910(const struct i2c_client * client)331 static struct tw9910_priv *to_tw9910(const struct i2c_client *client)
332 {
333 	return container_of(i2c_get_clientdata(client), struct tw9910_priv,
334 			    subdev);
335 }
336 
tw9910_mask_set(struct i2c_client * client,u8 command,u8 mask,u8 set)337 static int tw9910_mask_set(struct i2c_client *client, u8 command,
338 			   u8 mask, u8 set)
339 {
340 	s32 val = i2c_smbus_read_byte_data(client, command);
341 	if (val < 0)
342 		return val;
343 
344 	val &= ~mask;
345 	val |= set & mask;
346 
347 	return i2c_smbus_write_byte_data(client, command, val);
348 }
349 
tw9910_set_scale(struct i2c_client * client,const struct tw9910_scale_ctrl * scale)350 static int tw9910_set_scale(struct i2c_client *client,
351 			    const struct tw9910_scale_ctrl *scale)
352 {
353 	int ret;
354 
355 	ret = i2c_smbus_write_byte_data(client, SCALE_HI,
356 					(scale->vscale & 0x0F00) >> 4 |
357 					(scale->hscale & 0x0F00) >> 8);
358 	if (ret < 0)
359 		return ret;
360 
361 	ret = i2c_smbus_write_byte_data(client, HSCALE_LO,
362 					scale->hscale & 0x00FF);
363 	if (ret < 0)
364 		return ret;
365 
366 	ret = i2c_smbus_write_byte_data(client, VSCALE_LO,
367 					scale->vscale & 0x00FF);
368 
369 	return ret;
370 }
371 
tw9910_set_hsync(struct i2c_client * client)372 static int tw9910_set_hsync(struct i2c_client *client)
373 {
374 	struct tw9910_priv *priv = to_tw9910(client);
375 	int ret;
376 
377 	/* bit 10 - 3 */
378 	ret = i2c_smbus_write_byte_data(client, HSBEGIN,
379 					(HSYNC_START & 0x07F8) >> 3);
380 	if (ret < 0)
381 		return ret;
382 
383 	/* bit 10 - 3 */
384 	ret = i2c_smbus_write_byte_data(client, HSEND,
385 					(HSYNC_END & 0x07F8) >> 3);
386 	if (ret < 0)
387 		return ret;
388 
389 	/* So far only revisions 0 and 1 have been seen */
390 	/* bit 2 - 0 */
391 	if (1 == priv->revision)
392 		ret = tw9910_mask_set(client, HSLOWCTL, 0x77,
393 				      (HSYNC_START & 0x0007) << 4 |
394 				      (HSYNC_END   & 0x0007));
395 
396 	return ret;
397 }
398 
tw9910_reset(struct i2c_client * client)399 static void tw9910_reset(struct i2c_client *client)
400 {
401 	tw9910_mask_set(client, ACNTL1, SRESET, SRESET);
402 	msleep(1);
403 }
404 
tw9910_power(struct i2c_client * client,int enable)405 static int tw9910_power(struct i2c_client *client, int enable)
406 {
407 	int ret;
408 	u8 acntl1;
409 	u8 acntl2;
410 
411 	if (enable) {
412 		acntl1 = 0;
413 		acntl2 = 0;
414 	} else {
415 		acntl1 = CLK_PDN | Y_PDN | C_PDN;
416 		acntl2 = PLL_PDN;
417 	}
418 
419 	ret = tw9910_mask_set(client, ACNTL1, ACNTL1_PDN_MASK, acntl1);
420 	if (ret < 0)
421 		return ret;
422 
423 	return tw9910_mask_set(client, ACNTL2, ACNTL2_PDN_MASK, acntl2);
424 }
425 
tw9910_select_norm(v4l2_std_id norm,u32 width,u32 height)426 static const struct tw9910_scale_ctrl *tw9910_select_norm(v4l2_std_id norm,
427 							  u32 width, u32 height)
428 {
429 	const struct tw9910_scale_ctrl *scale;
430 	const struct tw9910_scale_ctrl *ret = NULL;
431 	__u32 diff = 0xffffffff, tmp;
432 	int size, i;
433 
434 	if (norm & V4L2_STD_NTSC) {
435 		scale = tw9910_ntsc_scales;
436 		size = ARRAY_SIZE(tw9910_ntsc_scales);
437 	} else if (norm & V4L2_STD_PAL) {
438 		scale = tw9910_pal_scales;
439 		size = ARRAY_SIZE(tw9910_pal_scales);
440 	} else {
441 		return NULL;
442 	}
443 
444 	for (i = 0; i < size; i++) {
445 		tmp = abs(width - scale[i].width) +
446 			abs(height - scale[i].height);
447 		if (tmp < diff) {
448 			diff = tmp;
449 			ret = scale + i;
450 		}
451 	}
452 
453 	return ret;
454 }
455 
456 /*
457  * subdevice operations
458  */
tw9910_s_stream(struct v4l2_subdev * sd,int enable)459 static int tw9910_s_stream(struct v4l2_subdev *sd, int enable)
460 {
461 	struct i2c_client *client = v4l2_get_subdevdata(sd);
462 	struct tw9910_priv *priv = to_tw9910(client);
463 	u8 val;
464 	int ret;
465 
466 	if (!enable) {
467 		switch (priv->revision) {
468 		case 0:
469 			val = OEN_TRI_SEL_ALL_OFF_r0;
470 			break;
471 		case 1:
472 			val = OEN_TRI_SEL_ALL_OFF_r1;
473 			break;
474 		default:
475 			dev_err(&client->dev, "un-supported revision\n");
476 			return -EINVAL;
477 		}
478 	} else {
479 		val = OEN_TRI_SEL_ALL_ON;
480 
481 		if (!priv->scale) {
482 			dev_err(&client->dev, "norm select error\n");
483 			return -EPERM;
484 		}
485 
486 		dev_dbg(&client->dev, "%s %dx%d\n",
487 			priv->scale->name,
488 			priv->scale->width,
489 			priv->scale->height);
490 	}
491 
492 	ret = tw9910_mask_set(client, OPFORM, OEN_TRI_SEL_MASK, val);
493 	if (ret < 0)
494 		return ret;
495 
496 	return tw9910_power(client, enable);
497 }
498 
tw9910_g_std(struct v4l2_subdev * sd,v4l2_std_id * norm)499 static int tw9910_g_std(struct v4l2_subdev *sd, v4l2_std_id *norm)
500 {
501 	struct i2c_client *client = v4l2_get_subdevdata(sd);
502 	struct tw9910_priv *priv = to_tw9910(client);
503 
504 	*norm = priv->norm;
505 
506 	return 0;
507 }
508 
tw9910_s_std(struct v4l2_subdev * sd,v4l2_std_id norm)509 static int tw9910_s_std(struct v4l2_subdev *sd, v4l2_std_id norm)
510 {
511 	struct i2c_client *client = v4l2_get_subdevdata(sd);
512 	struct tw9910_priv *priv = to_tw9910(client);
513 	const unsigned hact = 720;
514 	const unsigned hdelay = 15;
515 	unsigned vact;
516 	unsigned vdelay;
517 	int ret;
518 
519 	if (!(norm & (V4L2_STD_NTSC | V4L2_STD_PAL)))
520 		return -EINVAL;
521 
522 	priv->norm = norm;
523 	if (norm & V4L2_STD_525_60) {
524 		vact = 240;
525 		vdelay = 18;
526 		ret = tw9910_mask_set(client, VVBI, 0x10, 0x10);
527 	} else {
528 		vact = 288;
529 		vdelay = 24;
530 		ret = tw9910_mask_set(client, VVBI, 0x10, 0x00);
531 	}
532 	if (!ret)
533 		ret = i2c_smbus_write_byte_data(client, CROP_HI,
534 			((vdelay >> 2) & 0xc0) |
535 			((vact >> 4) & 0x30) |
536 			((hdelay >> 6) & 0x0c) |
537 			((hact >> 8) & 0x03));
538 	if (!ret)
539 		ret = i2c_smbus_write_byte_data(client, VDELAY_LO,
540 			vdelay & 0xff);
541 	if (!ret)
542 		ret = i2c_smbus_write_byte_data(client, VACTIVE_LO,
543 			vact & 0xff);
544 
545 	return ret;
546 }
547 
548 #ifdef CONFIG_VIDEO_ADV_DEBUG
tw9910_g_register(struct v4l2_subdev * sd,struct v4l2_dbg_register * reg)549 static int tw9910_g_register(struct v4l2_subdev *sd,
550 			     struct v4l2_dbg_register *reg)
551 {
552 	struct i2c_client *client = v4l2_get_subdevdata(sd);
553 	int ret;
554 
555 	if (reg->reg > 0xff)
556 		return -EINVAL;
557 
558 	reg->size = 1;
559 	ret = i2c_smbus_read_byte_data(client, reg->reg);
560 	if (ret < 0)
561 		return ret;
562 
563 	/*
564 	 * ret      = int
565 	 * reg->val = __u64
566 	 */
567 	reg->val = (__u64)ret;
568 
569 	return 0;
570 }
571 
tw9910_s_register(struct v4l2_subdev * sd,const struct v4l2_dbg_register * reg)572 static int tw9910_s_register(struct v4l2_subdev *sd,
573 			     const struct v4l2_dbg_register *reg)
574 {
575 	struct i2c_client *client = v4l2_get_subdevdata(sd);
576 
577 	if (reg->reg > 0xff ||
578 	    reg->val > 0xff)
579 		return -EINVAL;
580 
581 	return i2c_smbus_write_byte_data(client, reg->reg, reg->val);
582 }
583 #endif
584 
tw9910_s_power(struct v4l2_subdev * sd,int on)585 static int tw9910_s_power(struct v4l2_subdev *sd, int on)
586 {
587 	struct i2c_client *client = v4l2_get_subdevdata(sd);
588 	struct soc_camera_subdev_desc *ssdd = soc_camera_i2c_to_desc(client);
589 	struct tw9910_priv *priv = to_tw9910(client);
590 
591 	return soc_camera_set_power(&client->dev, ssdd, priv->clk, on);
592 }
593 
tw9910_set_frame(struct v4l2_subdev * sd,u32 * width,u32 * height)594 static int tw9910_set_frame(struct v4l2_subdev *sd, u32 *width, u32 *height)
595 {
596 	struct i2c_client *client = v4l2_get_subdevdata(sd);
597 	struct tw9910_priv *priv = to_tw9910(client);
598 	int ret = -EINVAL;
599 	u8 val;
600 
601 	/*
602 	 * select suitable norm
603 	 */
604 	priv->scale = tw9910_select_norm(priv->norm, *width, *height);
605 	if (!priv->scale)
606 		goto tw9910_set_fmt_error;
607 
608 	/*
609 	 * reset hardware
610 	 */
611 	tw9910_reset(client);
612 
613 	/*
614 	 * set bus width
615 	 */
616 	val = 0x00;
617 	if (SOCAM_DATAWIDTH_16 == priv->info->buswidth)
618 		val = LEN;
619 
620 	ret = tw9910_mask_set(client, OPFORM, LEN, val);
621 	if (ret < 0)
622 		goto tw9910_set_fmt_error;
623 
624 	/*
625 	 * select MPOUT behavior
626 	 */
627 	switch (priv->info->mpout) {
628 	case TW9910_MPO_VLOSS:
629 		val = RTSEL_VLOSS; break;
630 	case TW9910_MPO_HLOCK:
631 		val = RTSEL_HLOCK; break;
632 	case TW9910_MPO_SLOCK:
633 		val = RTSEL_SLOCK; break;
634 	case TW9910_MPO_VLOCK:
635 		val = RTSEL_VLOCK; break;
636 	case TW9910_MPO_MONO:
637 		val = RTSEL_MONO;  break;
638 	case TW9910_MPO_DET50:
639 		val = RTSEL_DET50; break;
640 	case TW9910_MPO_FIELD:
641 		val = RTSEL_FIELD; break;
642 	case TW9910_MPO_RTCO:
643 		val = RTSEL_RTCO;  break;
644 	default:
645 		val = 0;
646 	}
647 
648 	ret = tw9910_mask_set(client, VBICNTL, RTSEL_MASK, val);
649 	if (ret < 0)
650 		goto tw9910_set_fmt_error;
651 
652 	/*
653 	 * set scale
654 	 */
655 	ret = tw9910_set_scale(client, priv->scale);
656 	if (ret < 0)
657 		goto tw9910_set_fmt_error;
658 
659 	/*
660 	 * set hsync
661 	 */
662 	ret = tw9910_set_hsync(client);
663 	if (ret < 0)
664 		goto tw9910_set_fmt_error;
665 
666 	*width = priv->scale->width;
667 	*height = priv->scale->height;
668 
669 	return ret;
670 
671 tw9910_set_fmt_error:
672 
673 	tw9910_reset(client);
674 	priv->scale = NULL;
675 
676 	return ret;
677 }
678 
tw9910_g_crop(struct v4l2_subdev * sd,struct v4l2_crop * a)679 static int tw9910_g_crop(struct v4l2_subdev *sd, struct v4l2_crop *a)
680 {
681 	struct i2c_client *client = v4l2_get_subdevdata(sd);
682 	struct tw9910_priv *priv = to_tw9910(client);
683 
684 	a->c.left	= 0;
685 	a->c.top	= 0;
686 	if (priv->norm & V4L2_STD_NTSC) {
687 		a->c.width	= 640;
688 		a->c.height	= 480;
689 	} else {
690 		a->c.width	= 768;
691 		a->c.height	= 576;
692 	}
693 	a->type		= V4L2_BUF_TYPE_VIDEO_CAPTURE;
694 
695 	return 0;
696 }
697 
tw9910_cropcap(struct v4l2_subdev * sd,struct v4l2_cropcap * a)698 static int tw9910_cropcap(struct v4l2_subdev *sd, struct v4l2_cropcap *a)
699 {
700 	struct i2c_client *client = v4l2_get_subdevdata(sd);
701 	struct tw9910_priv *priv = to_tw9910(client);
702 
703 	a->bounds.left			= 0;
704 	a->bounds.top			= 0;
705 	if (priv->norm & V4L2_STD_NTSC) {
706 		a->bounds.width		= 640;
707 		a->bounds.height	= 480;
708 	} else {
709 		a->bounds.width		= 768;
710 		a->bounds.height	= 576;
711 	}
712 	a->defrect			= a->bounds;
713 	a->type				= V4L2_BUF_TYPE_VIDEO_CAPTURE;
714 	a->pixelaspect.numerator	= 1;
715 	a->pixelaspect.denominator	= 1;
716 
717 	return 0;
718 }
719 
tw9910_get_fmt(struct v4l2_subdev * sd,struct v4l2_subdev_pad_config * cfg,struct v4l2_subdev_format * format)720 static int tw9910_get_fmt(struct v4l2_subdev *sd,
721 		struct v4l2_subdev_pad_config *cfg,
722 		struct v4l2_subdev_format *format)
723 {
724 	struct v4l2_mbus_framefmt *mf = &format->format;
725 	struct i2c_client *client = v4l2_get_subdevdata(sd);
726 	struct tw9910_priv *priv = to_tw9910(client);
727 
728 	if (format->pad)
729 		return -EINVAL;
730 
731 	if (!priv->scale) {
732 		priv->scale = tw9910_select_norm(priv->norm, 640, 480);
733 		if (!priv->scale)
734 			return -EINVAL;
735 	}
736 
737 	mf->width	= priv->scale->width;
738 	mf->height	= priv->scale->height;
739 	mf->code	= MEDIA_BUS_FMT_UYVY8_2X8;
740 	mf->colorspace	= V4L2_COLORSPACE_SMPTE170M;
741 	mf->field	= V4L2_FIELD_INTERLACED_BT;
742 
743 	return 0;
744 }
745 
tw9910_s_fmt(struct v4l2_subdev * sd,struct v4l2_mbus_framefmt * mf)746 static int tw9910_s_fmt(struct v4l2_subdev *sd,
747 			struct v4l2_mbus_framefmt *mf)
748 {
749 	u32 width = mf->width, height = mf->height;
750 	int ret;
751 
752 	WARN_ON(mf->field != V4L2_FIELD_ANY &&
753 		mf->field != V4L2_FIELD_INTERLACED_BT);
754 
755 	/*
756 	 * check color format
757 	 */
758 	if (mf->code != MEDIA_BUS_FMT_UYVY8_2X8)
759 		return -EINVAL;
760 
761 	mf->colorspace = V4L2_COLORSPACE_SMPTE170M;
762 
763 	ret = tw9910_set_frame(sd, &width, &height);
764 	if (!ret) {
765 		mf->width	= width;
766 		mf->height	= height;
767 	}
768 	return ret;
769 }
770 
tw9910_set_fmt(struct v4l2_subdev * sd,struct v4l2_subdev_pad_config * cfg,struct v4l2_subdev_format * format)771 static int tw9910_set_fmt(struct v4l2_subdev *sd,
772 		struct v4l2_subdev_pad_config *cfg,
773 		struct v4l2_subdev_format *format)
774 {
775 	struct v4l2_mbus_framefmt *mf = &format->format;
776 	struct i2c_client *client = v4l2_get_subdevdata(sd);
777 	struct tw9910_priv *priv = to_tw9910(client);
778 	const struct tw9910_scale_ctrl *scale;
779 
780 	if (format->pad)
781 		return -EINVAL;
782 
783 	if (V4L2_FIELD_ANY == mf->field) {
784 		mf->field = V4L2_FIELD_INTERLACED_BT;
785 	} else if (V4L2_FIELD_INTERLACED_BT != mf->field) {
786 		dev_err(&client->dev, "Field type %d invalid.\n", mf->field);
787 		return -EINVAL;
788 	}
789 
790 	mf->code = MEDIA_BUS_FMT_UYVY8_2X8;
791 	mf->colorspace = V4L2_COLORSPACE_SMPTE170M;
792 
793 	/*
794 	 * select suitable norm
795 	 */
796 	scale = tw9910_select_norm(priv->norm, mf->width, mf->height);
797 	if (!scale)
798 		return -EINVAL;
799 
800 	mf->width	= scale->width;
801 	mf->height	= scale->height;
802 
803 	if (format->which == V4L2_SUBDEV_FORMAT_ACTIVE)
804 		return tw9910_s_fmt(sd, mf);
805 	cfg->try_fmt = *mf;
806 	return 0;
807 }
808 
tw9910_video_probe(struct i2c_client * client)809 static int tw9910_video_probe(struct i2c_client *client)
810 {
811 	struct tw9910_priv *priv = to_tw9910(client);
812 	s32 id;
813 	int ret;
814 
815 	/*
816 	 * tw9910 only use 8 or 16 bit bus width
817 	 */
818 	if (SOCAM_DATAWIDTH_16 != priv->info->buswidth &&
819 	    SOCAM_DATAWIDTH_8  != priv->info->buswidth) {
820 		dev_err(&client->dev, "bus width error\n");
821 		return -ENODEV;
822 	}
823 
824 	ret = tw9910_s_power(&priv->subdev, 1);
825 	if (ret < 0)
826 		return ret;
827 
828 	/*
829 	 * check and show Product ID
830 	 * So far only revisions 0 and 1 have been seen
831 	 */
832 	id = i2c_smbus_read_byte_data(client, ID);
833 	priv->revision = GET_REV(id);
834 	id = GET_ID(id);
835 
836 	if (0x0B != id ||
837 	    0x01 < priv->revision) {
838 		dev_err(&client->dev,
839 			"Product ID error %x:%x\n",
840 			id, priv->revision);
841 		ret = -ENODEV;
842 		goto done;
843 	}
844 
845 	dev_info(&client->dev,
846 		 "tw9910 Product ID %0x:%0x\n", id, priv->revision);
847 
848 	priv->norm = V4L2_STD_NTSC;
849 	priv->scale = &tw9910_ntsc_scales[0];
850 
851 done:
852 	tw9910_s_power(&priv->subdev, 0);
853 	return ret;
854 }
855 
856 static struct v4l2_subdev_core_ops tw9910_subdev_core_ops = {
857 #ifdef CONFIG_VIDEO_ADV_DEBUG
858 	.g_register	= tw9910_g_register,
859 	.s_register	= tw9910_s_register,
860 #endif
861 	.s_power	= tw9910_s_power,
862 };
863 
tw9910_enum_mbus_code(struct v4l2_subdev * sd,struct v4l2_subdev_pad_config * cfg,struct v4l2_subdev_mbus_code_enum * code)864 static int tw9910_enum_mbus_code(struct v4l2_subdev *sd,
865 		struct v4l2_subdev_pad_config *cfg,
866 		struct v4l2_subdev_mbus_code_enum *code)
867 {
868 	if (code->pad || code->index)
869 		return -EINVAL;
870 
871 	code->code = MEDIA_BUS_FMT_UYVY8_2X8;
872 	return 0;
873 }
874 
tw9910_g_mbus_config(struct v4l2_subdev * sd,struct v4l2_mbus_config * cfg)875 static int tw9910_g_mbus_config(struct v4l2_subdev *sd,
876 				struct v4l2_mbus_config *cfg)
877 {
878 	struct i2c_client *client = v4l2_get_subdevdata(sd);
879 	struct soc_camera_subdev_desc *ssdd = soc_camera_i2c_to_desc(client);
880 
881 	cfg->flags = V4L2_MBUS_PCLK_SAMPLE_RISING | V4L2_MBUS_MASTER |
882 		V4L2_MBUS_VSYNC_ACTIVE_HIGH | V4L2_MBUS_VSYNC_ACTIVE_LOW |
883 		V4L2_MBUS_HSYNC_ACTIVE_HIGH | V4L2_MBUS_HSYNC_ACTIVE_LOW |
884 		V4L2_MBUS_DATA_ACTIVE_HIGH;
885 	cfg->type = V4L2_MBUS_PARALLEL;
886 	cfg->flags = soc_camera_apply_board_flags(ssdd, cfg);
887 
888 	return 0;
889 }
890 
tw9910_s_mbus_config(struct v4l2_subdev * sd,const struct v4l2_mbus_config * cfg)891 static int tw9910_s_mbus_config(struct v4l2_subdev *sd,
892 				const struct v4l2_mbus_config *cfg)
893 {
894 	struct i2c_client *client = v4l2_get_subdevdata(sd);
895 	struct soc_camera_subdev_desc *ssdd = soc_camera_i2c_to_desc(client);
896 	u8 val = VSSL_VVALID | HSSL_DVALID;
897 	unsigned long flags = soc_camera_apply_board_flags(ssdd, cfg);
898 
899 	/*
900 	 * set OUTCTR1
901 	 *
902 	 * We use VVALID and DVALID signals to control VSYNC and HSYNC
903 	 * outputs, in this mode their polarity is inverted.
904 	 */
905 	if (flags & V4L2_MBUS_HSYNC_ACTIVE_LOW)
906 		val |= HSP_HI;
907 
908 	if (flags & V4L2_MBUS_VSYNC_ACTIVE_LOW)
909 		val |= VSP_HI;
910 
911 	return i2c_smbus_write_byte_data(client, OUTCTR1, val);
912 }
913 
tw9910_g_tvnorms(struct v4l2_subdev * sd,v4l2_std_id * norm)914 static int tw9910_g_tvnorms(struct v4l2_subdev *sd, v4l2_std_id *norm)
915 {
916 	*norm = V4L2_STD_NTSC | V4L2_STD_PAL;
917 	return 0;
918 }
919 
920 static struct v4l2_subdev_video_ops tw9910_subdev_video_ops = {
921 	.s_std		= tw9910_s_std,
922 	.g_std		= tw9910_g_std,
923 	.s_stream	= tw9910_s_stream,
924 	.cropcap	= tw9910_cropcap,
925 	.g_crop		= tw9910_g_crop,
926 	.g_mbus_config	= tw9910_g_mbus_config,
927 	.s_mbus_config	= tw9910_s_mbus_config,
928 	.g_tvnorms	= tw9910_g_tvnorms,
929 };
930 
931 static const struct v4l2_subdev_pad_ops tw9910_subdev_pad_ops = {
932 	.enum_mbus_code = tw9910_enum_mbus_code,
933 	.get_fmt	= tw9910_get_fmt,
934 	.set_fmt	= tw9910_set_fmt,
935 };
936 
937 static struct v4l2_subdev_ops tw9910_subdev_ops = {
938 	.core	= &tw9910_subdev_core_ops,
939 	.video	= &tw9910_subdev_video_ops,
940 	.pad	= &tw9910_subdev_pad_ops,
941 };
942 
943 /*
944  * i2c_driver function
945  */
946 
tw9910_probe(struct i2c_client * client,const struct i2c_device_id * did)947 static int tw9910_probe(struct i2c_client *client,
948 			const struct i2c_device_id *did)
949 
950 {
951 	struct tw9910_priv		*priv;
952 	struct tw9910_video_info	*info;
953 	struct i2c_adapter		*adapter =
954 		to_i2c_adapter(client->dev.parent);
955 	struct soc_camera_subdev_desc	*ssdd = soc_camera_i2c_to_desc(client);
956 	int ret;
957 
958 	if (!ssdd || !ssdd->drv_priv) {
959 		dev_err(&client->dev, "TW9910: missing platform data!\n");
960 		return -EINVAL;
961 	}
962 
963 	info = ssdd->drv_priv;
964 
965 	if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA)) {
966 		dev_err(&client->dev,
967 			"I2C-Adapter doesn't support "
968 			"I2C_FUNC_SMBUS_BYTE_DATA\n");
969 		return -EIO;
970 	}
971 
972 	priv = devm_kzalloc(&client->dev, sizeof(*priv), GFP_KERNEL);
973 	if (!priv)
974 		return -ENOMEM;
975 
976 	priv->info   = info;
977 
978 	v4l2_i2c_subdev_init(&priv->subdev, client, &tw9910_subdev_ops);
979 
980 	priv->clk = v4l2_clk_get(&client->dev, "mclk");
981 	if (IS_ERR(priv->clk))
982 		return PTR_ERR(priv->clk);
983 
984 	ret = tw9910_video_probe(client);
985 	if (ret < 0)
986 		v4l2_clk_put(priv->clk);
987 
988 	return ret;
989 }
990 
tw9910_remove(struct i2c_client * client)991 static int tw9910_remove(struct i2c_client *client)
992 {
993 	struct tw9910_priv *priv = to_tw9910(client);
994 	v4l2_clk_put(priv->clk);
995 	return 0;
996 }
997 
998 static const struct i2c_device_id tw9910_id[] = {
999 	{ "tw9910", 0 },
1000 	{ }
1001 };
1002 MODULE_DEVICE_TABLE(i2c, tw9910_id);
1003 
1004 static struct i2c_driver tw9910_i2c_driver = {
1005 	.driver = {
1006 		.name = "tw9910",
1007 	},
1008 	.probe    = tw9910_probe,
1009 	.remove   = tw9910_remove,
1010 	.id_table = tw9910_id,
1011 };
1012 
1013 module_i2c_driver(tw9910_i2c_driver);
1014 
1015 MODULE_DESCRIPTION("SoC Camera driver for tw9910");
1016 MODULE_AUTHOR("Kuninori Morimoto");
1017 MODULE_LICENSE("GPL v2");
1018