Home
last modified time | relevance | path

Searched defs:_val (Results 1 – 25 of 36) sorted by relevance

12

/drivers/net/wireless/realtek/rtlwifi/
Dbase.h69 #define SET_80211_HDR_FRAME_CONTROL(_hdr, _val) \ argument
71 #define SET_80211_HDR_TYPE_AND_SUBTYPE(_hdr, _val) \ argument
73 #define SET_80211_HDR_PWR_MGNT(_hdr, _val) \ argument
75 #define SET_80211_HDR_TO_DS(_hdr, _val) \ argument
78 #define SET_80211_PS_POLL_AID(_hdr, _val) \ argument
80 #define SET_80211_PS_POLL_BSSID(_hdr, _val) \ argument
82 #define SET_80211_PS_POLL_TA(_hdr, _val) \ argument
85 #define SET_80211_HDR_DURATION(_hdr, _val) \ argument
87 #define SET_80211_HDR_ADDRESS1(_hdr, _val) \ argument
89 #define SET_80211_HDR_ADDRESS2(_hdr, _val) \ argument
[all …]
/drivers/staging/rtl8188eu/include/
Dbasic_types.h42 #define EF1BYTE(_val) \ argument
44 #define EF2BYTE(_val) \ argument
46 #define EF4BYTE(_val) \ argument
59 #define WRITEEF1BYTE(_ptr, _val) \ argument
64 #define WRITEEF2BYTE(_ptr, _val) \ argument
69 #define WRITEEF4BYTE(_ptr, _val) \ argument
/drivers/video/fbdev/
Dauo_k190x.h82 #define AUOK190X_VERSION_SIZE_INT(_val) ((_val & 0xfc00) >> 10) argument
83 #define AUOK190X_VERSION_SIZE_FLOAT(_val) ((_val & 0x3c0) >> 6) argument
84 #define AUOK190X_VERSION_MODEL(_val) (_val & 0x3f) argument
85 #define AUOK190X_VERSION_LUT(_val) (_val & 0xff) argument
86 #define AUOK190X_VERSION_TCON(_val) ((_val & 0xff00) >> 8) argument
/drivers/pinctrl/mvebu/
Dpinctrl-mvebu.h140 #define _MPP_VAR_FUNCTION(_val, _name, _subname, _mask) \ argument
150 #define MPP_VAR_FUNCTION(_val, _name, _subname, _mask) \ argument
153 #define MPP_VAR_FUNCTION(_val, _name, _subname, _mask) \ argument
157 #define MPP_FUNCTION(_val, _name, _subname) \ argument
/drivers/net/wireless/mediatek/mt7601u/
Dutil.h65 #define MT76_SET(_mask, _val) \ argument
71 #define MT76_GET(_mask, _val) \ argument
/drivers/net/ethernet/amd/xgbe/
Dxgbe-common.h1072 #define SET_BITS(_var, _index, _width, _val) \ argument
1081 #define SET_BITS_LE(_var, _index, _width, _val) \ argument
1101 #define XGMAC_SET_BITS(_var, _prefix, _field, _val) \ argument
1111 #define XGMAC_SET_BITS_LE(_var, _prefix, _field, _val) \ argument
1131 #define XGMAC_IOWRITE(_pdata, _reg, _val) \ argument
1134 #define XGMAC_IOWRITE_BITS(_pdata, _reg, _field, _val) \ argument
1156 #define XGMAC_MTL_IOWRITE(_pdata, _n, _reg, _val) \ argument
1160 #define XGMAC_MTL_IOWRITE_BITS(_pdata, _n, _reg, _field, _val) \ argument
1181 #define XGMAC_DMA_IOWRITE(_channel, _reg, _val) \ argument
1184 #define XGMAC_DMA_IOWRITE_BITS(_channel, _reg, _field, _val) \ argument
[all …]
/drivers/net/wireless/ath/
Dhw.c24 #define REG_WRITE(_ah, _reg, _val) (common->ops->write)(_ah, _val, _reg) argument
Dkey.c26 #define REG_WRITE(_ah, _reg, _val) (common->ops->write)(_ah, _val, _reg) argument
/drivers/i2c/busses/
Di2c-brcmstb.c177 #define __bsc_writel(_val, _reg) iowrite32be(_val, _reg) argument
180 #define __bsc_writel(_val, _reg) iowrite32(_val, _reg) argument
186 #define bsc_writel(_dev, _val, _reg) \ argument
/drivers/pinctrl/sunxi/
Dpinctrl-sunxi.h139 #define SUNXI_FUNCTION(_val, _name) \ argument
145 #define SUNXI_FUNCTION_IRQ(_val, _irq) \ argument
152 #define SUNXI_FUNCTION_IRQ_BANK(_val, _bank, _irq) \ argument
/drivers/media/i2c/smiapp/
Dsmiapp-quirk.h69 #define SMIAPP_MK_QUIRK_REG_8(_reg, _val) \ argument
/drivers/media/tuners/
Dmc44s803_priv.h193 #define MC44S803_REG_SM(_val, _reg) \ argument
197 #define MC44S803_REG_MS(_val, _reg) \ argument
/drivers/net/ethernet/qlogic/qed/
Dqed_mcp.c27 #define DRV_INNER_WR(_p_hwfn, _p_ptt, _ptr, _offset, _val) \ argument
34 #define DRV_MB_WR(_p_hwfn, _p_ptt, _field, _val) \ argument
/drivers/net/wireless/iwlwifi/
Diwl-csr.h302 #define CSR_HW_REV_DASH(_val) (((_val) & 0x0000003) >> 0) argument
303 #define CSR_HW_REV_STEP(_val) (((_val) & 0x000000C) >> 2) argument
/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
Dfw.h349 #define FW_CMD_IO_UPDATE(rtlpriv, _val) \ argument
352 #define FW_CMD_IO_SET(rtlpriv, _val) \ argument
358 #define FW_CMD_PARA_SET(rtlpriv, _val) \ argument
/drivers/soc/sunxi/
Dsunxi_sram.c42 #define SUNXI_SRAM_MAP(_val, _func) \ argument
/drivers/scsi/cxlflash/
Dsuperpipe.h90 #define DECODE_CTXID(_val) (_val & 0xFFFFFFFF) argument
/drivers/media/platform/s3c-camif/
Dcamif-regs.c16 #define camif_write(_camif, _off, _val) writel(_val, (_camif)->io_base + (_off)) argument
/drivers/media/i2c/soc_camera/
Dov9640.c201 u8 _val; in ov9640_reg_write() local
/drivers/gpu/drm/gma500/
Dframebuffer.c53 #define CMAP_TOHW(_val, _width) ((((_val) << (_width)) + 0x7FFF - (_val)) >> 16) argument
Dpsb_drv.h901 #define PSB_WVDC32(_val, _offs) iowrite32(_val, dev_priv->vdc_reg + (_offs)) argument
919 #define PSB_WSGX32(_val, _offs) iowrite32(_val, dev_priv->sgx_reg + (_offs)) argument
923 #define PSB_WMSVDX32(_val, _offs) iowrite32(_val, dev_priv->msvdx_reg + (_offs)) argument
/drivers/video/fbdev/vermilion/
Dvermilion.c50 #define VML_TOHW(_val, _width) ((((_val) << (_width)) + 0x7FFF - (_val)) >> 16) argument
/drivers/media/pci/ddbridge/
Dddbridge.h175 #define ddbwritel(_val, _adr) writel((_val), \ argument
/drivers/pinctrl/mediatek/
Dpinctrl-mtk-common.h61 #define MTK_FUNCTION(_val, _name) \ argument
/drivers/net/wireless/ath/ath5k/
Dath5k.h112 #define AR5K_REG_SM(_val, _flags) \ argument
116 #define AR5K_REG_MS(_val, _flags) \ argument
124 #define AR5K_REG_WRITE_BITS(ah, _reg, _flags, _val) \ argument

12