• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  * Copyright 2004-2007, 2010-2015 Freescale Semiconductor, Inc.
3  * Copyright (C) 2008 Juergen Beisert (kernel@pengutronix.de)
4  *
5  * This program is free software; you can redistribute it and/or
6  * modify it under the terms of the GNU General Public License
7  * as published by the Free Software Foundation; either version 2
8  * of the License, or (at your option) any later version.
9  * This program is distributed in the hope that it will be useful,
10  * but WITHOUT ANY WARRANTY; without even the implied warranty of
11  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
12  * GNU General Public License for more details.
13  *
14  * You should have received a copy of the GNU General Public License
15  * along with this program; if not, write to the Free Software
16  * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
17  * MA 02110-1301, USA.
18  */
19 
20 #ifndef __ASM_ARCH_MXC_H__
21 #define __ASM_ARCH_MXC_H__
22 
23 #include <linux/types.h>
24 
25 #ifndef __ASM_ARCH_MXC_HARDWARE_H__
26 #error "Do not include directly."
27 #endif
28 
29 #define MXC_CPU_MX1		1
30 #define MXC_CPU_MX21		21
31 #define MXC_CPU_MX25		25
32 #define MXC_CPU_MX27		27
33 #define MXC_CPU_MX31		31
34 #define MXC_CPU_MX35		35
35 #define MXC_CPU_MX51		51
36 #define MXC_CPU_MX53		53
37 #define MXC_CPU_IMX6SL		0x60
38 #define MXC_CPU_IMX6DL		0x61
39 #define MXC_CPU_IMX6SX		0x62
40 #define MXC_CPU_IMX6Q		0x63
41 #define MXC_CPU_IMX6UL		0x64
42 #define MXC_CPU_IMX6ULL		0x65
43 #define MXC_CPU_IMX7D		0x72
44 
45 #define IMX_DDR_TYPE_LPDDR2		1
46 
47 #ifndef __ASSEMBLY__
48 extern unsigned int __mxc_cpu_type;
49 #endif
50 
51 #ifdef CONFIG_SOC_IMX1
52 # ifdef mxc_cpu_type
53 #  undef mxc_cpu_type
54 #  define mxc_cpu_type __mxc_cpu_type
55 # else
56 #  define mxc_cpu_type MXC_CPU_MX1
57 # endif
58 # define cpu_is_mx1()		(mxc_cpu_type == MXC_CPU_MX1)
59 #else
60 # define cpu_is_mx1()		(0)
61 #endif
62 
63 #ifdef CONFIG_SOC_IMX21
64 # ifdef mxc_cpu_type
65 #  undef mxc_cpu_type
66 #  define mxc_cpu_type __mxc_cpu_type
67 # else
68 #  define mxc_cpu_type MXC_CPU_MX21
69 # endif
70 # define cpu_is_mx21()		(mxc_cpu_type == MXC_CPU_MX21)
71 #else
72 # define cpu_is_mx21()		(0)
73 #endif
74 
75 #ifdef CONFIG_SOC_IMX25
76 # ifdef mxc_cpu_type
77 #  undef mxc_cpu_type
78 #  define mxc_cpu_type __mxc_cpu_type
79 # else
80 #  define mxc_cpu_type MXC_CPU_MX25
81 # endif
82 # define cpu_is_mx25()		(mxc_cpu_type == MXC_CPU_MX25)
83 #else
84 # define cpu_is_mx25()		(0)
85 #endif
86 
87 #ifdef CONFIG_SOC_IMX27
88 # ifdef mxc_cpu_type
89 #  undef mxc_cpu_type
90 #  define mxc_cpu_type __mxc_cpu_type
91 # else
92 #  define mxc_cpu_type MXC_CPU_MX27
93 # endif
94 # define cpu_is_mx27()		(mxc_cpu_type == MXC_CPU_MX27)
95 #else
96 # define cpu_is_mx27()		(0)
97 #endif
98 
99 #ifdef CONFIG_SOC_IMX31
100 # ifdef mxc_cpu_type
101 #  undef mxc_cpu_type
102 #  define mxc_cpu_type __mxc_cpu_type
103 # else
104 #  define mxc_cpu_type MXC_CPU_MX31
105 # endif
106 # define cpu_is_mx31()		(mxc_cpu_type == MXC_CPU_MX31)
107 #else
108 # define cpu_is_mx31()		(0)
109 #endif
110 
111 #ifdef CONFIG_SOC_IMX35
112 # ifdef mxc_cpu_type
113 #  undef mxc_cpu_type
114 #  define mxc_cpu_type __mxc_cpu_type
115 # else
116 #  define mxc_cpu_type MXC_CPU_MX35
117 # endif
118 # define cpu_is_mx35()		(mxc_cpu_type == MXC_CPU_MX35)
119 #else
120 # define cpu_is_mx35()		(0)
121 #endif
122 
123 #ifdef CONFIG_SOC_IMX51
124 # ifdef mxc_cpu_type
125 #  undef mxc_cpu_type
126 #  define mxc_cpu_type __mxc_cpu_type
127 # else
128 #  define mxc_cpu_type MXC_CPU_MX51
129 # endif
130 # define cpu_is_mx51()		(mxc_cpu_type == MXC_CPU_MX51)
131 #else
132 # define cpu_is_mx51()		(0)
133 #endif
134 
135 #ifdef CONFIG_SOC_IMX53
136 # ifdef mxc_cpu_type
137 #  undef mxc_cpu_type
138 #  define mxc_cpu_type __mxc_cpu_type
139 # else
140 #  define mxc_cpu_type MXC_CPU_MX53
141 # endif
142 # define cpu_is_mx53()		(mxc_cpu_type == MXC_CPU_MX53)
143 #else
144 # define cpu_is_mx53()		(0)
145 #endif
146 
147 #ifndef __ASSEMBLY__
148 #ifdef CONFIG_SOC_IMX6SL
cpu_is_imx6sl(void)149 static inline bool cpu_is_imx6sl(void)
150 {
151 	return __mxc_cpu_type == MXC_CPU_IMX6SL;
152 }
153 #else
cpu_is_imx6sl(void)154 static inline bool cpu_is_imx6sl(void)
155 {
156 	return false;
157 }
158 #endif
159 
cpu_is_imx6dl(void)160 static inline bool cpu_is_imx6dl(void)
161 {
162 	return __mxc_cpu_type == MXC_CPU_IMX6DL;
163 }
164 
cpu_is_imx6sx(void)165 static inline bool cpu_is_imx6sx(void)
166 {
167 	return __mxc_cpu_type == MXC_CPU_IMX6SX;
168 }
169 
cpu_is_imx6ul(void)170 static inline bool cpu_is_imx6ul(void)
171 {
172 	return __mxc_cpu_type == MXC_CPU_IMX6UL;
173 }
174 
cpu_is_imx6ull(void)175 static inline bool cpu_is_imx6ull(void)
176 {
177 	return __mxc_cpu_type == MXC_CPU_IMX6ULL;
178 }
179 
cpu_is_imx6q(void)180 static inline bool cpu_is_imx6q(void)
181 {
182 	return __mxc_cpu_type == MXC_CPU_IMX6Q;
183 }
184 
cpu_is_imx7d(void)185 static inline bool cpu_is_imx7d(void)
186 {
187 	return __mxc_cpu_type == MXC_CPU_IMX7D;
188 }
189 
190 struct cpu_op {
191 	u32 cpu_rate;
192 };
193 
194 int tzic_enable_wake(void);
195 
196 extern struct cpu_op *(*get_cpu_op)(int *op);
197 #endif
198 
199 #define cpu_is_mx3()	(cpu_is_mx31() || cpu_is_mx35())
200 #define cpu_is_mx2()	(cpu_is_mx21() || cpu_is_mx27())
201 
202 #endif /*  __ASM_ARCH_MXC_H__ */
203