Home
last modified time | relevance | path

Searched defs:index (Results 1 – 25 of 440) sorted by relevance

12345678910>>...18

/arch/mips/cavium-octeon/crypto/
Docteon-crypto.h31 #define write_octeon_64bit_hash_dword(value, index) \ argument
42 #define read_octeon_64bit_hash_dword(index) \ argument
57 #define write_octeon_64bit_block_dword(value, index) \ argument
105 #define write_octeon_64bit_hash_sha512(value, index) \ argument
116 #define read_octeon_64bit_hash_sha512(index) \ argument
131 #define write_octeon_64bit_block_sha512(value, index) \ argument
179 #define write_octeon_64bit_hash_sha512(value, index) \ argument
190 #define read_octeon_64bit_hash_sha512(index) \ argument
205 #define write_octeon_64bit_block_sha512(value, index) \ argument
/arch/parisc/math-emu/
Ddecode_exc.c69 #define Excp_type(index) Exceptiontype(Fpu_register[index]) argument
70 #define Excp_instr(index) Instructionfield(Fpu_register[index]) argument
71 #define Clear_excp_register(index) Allexception(Fpu_register[index]) = 0 argument
76 #define Fpu_sgl(index) Fpu_register[index*2] argument
78 #define Fpu_dblp1(index) Fpu_register[index*2] argument
79 #define Fpu_dblp2(index) Fpu_register[(index*2)+1] argument
81 #define Fpu_quadp1(index) Fpu_register[index*2] argument
82 #define Fpu_quadp2(index) Fpu_register[(index*2)+1] argument
83 #define Fpu_quadp3(index) Fpu_register[(index*2)+2] argument
84 #define Fpu_quadp4(index) Fpu_register[(index*2)+3] argument
/arch/mips/cavium-octeon/executive/
Dcvmx-interrupt-decodes.c51 void __cvmx_interrupt_gmxx_rxx_int_en_enable(int index, int block) in __cvmx_interrupt_gmxx_rxx_int_en_enable()
232 void __cvmx_interrupt_pcsx_intx_en_reg_enable(int index, int block) in __cvmx_interrupt_pcsx_intx_en_reg_enable()
273 void __cvmx_interrupt_pcsxx_int_en_reg_enable(int index) in __cvmx_interrupt_pcsxx_int_en_reg_enable()
303 void __cvmx_interrupt_spxx_int_msk_enable(int index) in __cvmx_interrupt_spxx_int_msk_enable()
342 void __cvmx_interrupt_stxx_int_msk_enable(int index) in __cvmx_interrupt_stxx_int_msk_enable()
Dcvmx-helper-sgmii.c56 static int __cvmx_helper_sgmii_hardware_init_one_time(int interface, int index) in __cvmx_helper_sgmii_hardware_init_one_time()
141 static int __cvmx_helper_sgmii_hardware_init_link(int interface, int index) in __cvmx_helper_sgmii_hardware_init_link()
206 int index, in __cvmx_helper_sgmii_hardware_init_link_speed()
313 int index; in __cvmx_helper_sgmii_hardware_init() local
373 int index; in __cvmx_helper_sgmii_enable() local
406 int index = cvmx_helper_get_interface_index_num(ipd_port); in __cvmx_helper_sgmii_link_get() local
516 int index = cvmx_helper_get_interface_index_num(ipd_port); in __cvmx_helper_sgmii_link_set() local
540 int index = cvmx_helper_get_interface_index_num(ipd_port); in __cvmx_helper_sgmii_configure_loopback() local
Dcvmx-helper-rgmii.c106 int index = port & 0xf; in cvmx_helper_rgmii_internal_loopback() local
273 int index = cvmx_helper_get_interface_index_num(ipd_port); in __cvmx_helper_rgmii_link_get() local
306 int index = cvmx_helper_get_interface_index_num(ipd_port); in __cvmx_helper_rgmii_link_set() local
477 int index = cvmx_helper_get_interface_index_num(ipd_port); in __cvmx_helper_rgmii_configure_loopback() local
/arch/m68k/sun3x/
Ddvma.c44 #define dvma_entry_paddr(index) (iommu_pte[index] & IOMMU_ADDR_MASK) argument
45 #define dvma_entry_vaddr(index,paddr) ((index << DVMA_PAGE_SHIFT) | \ argument
52 #define dvma_entry_set(index,addr) (iommu_pte[index] = \ argument
56 #define dvma_entry_clr(index) (iommu_pte[index] = IOMMU_DT_INVALID) argument
68 unsigned long index; in dvma_print() local
154 unsigned long end, index; in dvma_map_iommu() local
186 int index, end; in dvma_unmap_iommu() local
/arch/arm/mach-tegra/
Dcpuidle-tegra30.c68 int index) in tegra30_cpu_cluster_power_down()
90 int index) in tegra30_cpu_core_power_down()
105 int index) in tegra30_cpu_core_power_down()
113 int index) in tegra30_idle_lp2()
Dcpuidle-tegra20.c129 int index) in tegra20_cpu_cluster_power_down()
152 int index) in tegra20_idle_enter_lp2_cpu_1()
167 int index) in tegra20_idle_enter_lp2_cpu_1()
175 int index) in tegra20_idle_lp2_coupled()
Dcpuidle-tegra114.c41 int index) in tegra114_idle_power_down()
64 int index) in tegra114_idle_enter_freeze()
/arch/ia64/include/uapi/asm/
Dintel_intrin.h81 #define __ia64_set_dbr(index, val) \ argument
83 #define ia64_set_ibr(index, val) \ argument
85 #define ia64_set_pkr(index, val) \ argument
87 #define ia64_set_pmc(index, val) \ argument
89 #define ia64_set_pmd(index, val) \ argument
91 #define ia64_native_set_rr(index, val) \ argument
94 #define ia64_native_get_cpuid(index) \ argument
96 #define __ia64_get_dbr(index) __getIndReg(_IA64_REG_INDR_DBR, index) argument
97 #define ia64_get_ibr(index) __getIndReg(_IA64_REG_INDR_IBR, index) argument
98 #define ia64_get_pkr(index) __getIndReg(_IA64_REG_INDR_PKR, index) argument
[all …]
Dgcc_intrin.h424 #define __ia64_set_dbr(index, val) \ argument
427 #define ia64_set_ibr(index, val) \ argument
430 #define ia64_set_pkr(index, val) \ argument
433 #define ia64_set_pmc(index, val) \ argument
436 #define ia64_set_pmd(index, val) \ argument
439 #define ia64_native_set_rr(index, val) \ argument
442 #define ia64_native_get_cpuid(index) \ argument
449 #define __ia64_get_dbr(index) \ argument
456 #define ia64_get_ibr(index) \ argument
463 #define ia64_get_pkr(index) \ argument
[all …]
/arch/mips/include/asm/fw/
Dfw.h21 #define fw_argv(index) ((char *)(long)_fw_argv[(index)]) argument
22 #define fw_envp(index) ((char *)(long)_fw_envp[(index)]) argument
/arch/powerpc/kernel/
Dptrace32.c86 int index; in compat_arch_ptrace() local
123 u32 index; in compat_arch_ptrace() local
190 unsigned long index; in compat_arch_ptrace() local
223 u32 index; in compat_arch_ptrace() local
Dmce.c76 int index = __this_cpu_inc_return(mce_nest_count) - 1; in save_mce_event() local
147 int index = __this_cpu_read(mce_nest_count) - 1; in get_mce_event() local
182 int index; in machine_check_queue_event() local
206 int index; in machine_check_process_queued_event() local
Dlegacy_serial.c80 int index; in add_legacy_port() local
207 int index = -1; in add_legacy_isa_port() local
256 int iotype, index = -1, lindex = 0; in add_legacy_pci_port() local
367 int index; in find_legacy_serial_ports() local
456 static void __init fixup_port_irq(int index, in fixup_port_irq()
483 static void __init fixup_port_pio(int index, in fixup_port_pio()
507 static void __init fixup_port_mmio(int index, in fixup_port_mmio()
/arch/m68k/coldfire/
Dintc.c45 void mcf_setimr(int index) in mcf_setimr()
52 void mcf_clrimr(int index) in mcf_clrimr()
69 void mcf_setimr(int index) in mcf_setimr()
76 void mcf_clrimr(int index) in mcf_clrimr()
/arch/mips/include/asm/
Dsgialib.h24 #define prom_argv(index) ((char *) (long) _prom_argv[(index)]) argument
25 #define prom_argc(index) ((char *) (long) _prom_argc[(index)]) argument
/arch/mips/kernel/
Drtlx.c89 int rtlx_open(int index, int can_sleep) in rtlx_open()
180 int rtlx_release(int index) in rtlx_release()
190 unsigned int rtlx_read_poll(int index, int can_sleep) in rtlx_read_poll()
232 unsigned int rtlx_write_poll(int index) in rtlx_write_poll()
240 ssize_t rtlx_read(int index, void __user *buff, size_t count) in rtlx_read()
282 ssize_t rtlx_write(int index, const void __user *buffer, size_t count) in rtlx_write()
/arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/
Diop_version_defs.h27 #define REG_RD_VECT( scope, inst, reg, index ) \ argument
34 #define REG_WR_VECT( scope, inst, reg, index, val ) \ argument
51 #define REG_RD_INT_VECT( scope, inst, reg, index ) \ argument
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ argument
77 #define REG_ADDR_VECT( scope, inst, reg, index ) \ argument
/arch/cris/include/arch-v32/arch/hwregs/iop/
Diop_version_defs.h30 #define REG_RD_VECT( scope, inst, reg, index ) \ argument
37 #define REG_WR_VECT( scope, inst, reg, index, val ) \ argument
54 #define REG_RD_INT_VECT( scope, inst, reg, index ) \ argument
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ argument
80 #define REG_ADDR_VECT( scope, inst, reg, index ) \ argument
/arch/cris/include/arch-v32/arch/hwregs/
Dirq_nmi_defs.h30 #define REG_RD_VECT( scope, inst, reg, index ) \ argument
37 #define REG_WR_VECT( scope, inst, reg, index, val ) \ argument
54 #define REG_RD_INT_VECT( scope, inst, reg, index ) \ argument
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ argument
80 #define REG_ADDR_VECT( scope, inst, reg, index ) \ argument
Dstrcop_defs.h30 #define REG_RD_VECT( scope, inst, reg, index ) \ argument
37 #define REG_WR_VECT( scope, inst, reg, index, val ) \ argument
54 #define REG_RD_INT_VECT( scope, inst, reg, index ) \ argument
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ argument
80 #define REG_ADDR_VECT( scope, inst, reg, index ) \ argument
/arch/s390/crypto/
Dsha_common.c25 unsigned int index; in s390_sha_update() local
68 unsigned int index, end, plen; in s390_sha_final() local
/arch/powerpc/mm/
Dmmu_context_hash64.c35 int index; in __init_new_context() local
64 int index; in init_new_context() local
/arch/powerpc/include/asm/
Dpte-hash64-64k.h67 static inline unsigned long __rpte_to_hidx(real_pte_t rpte, unsigned long index) in __rpte_to_hidx()
75 #define __rpte_sub_valid(rpte, index) \ argument
81 #define pte_iterate_hashed_subpages(rpte, psize, vpn, index, shift) \ argument

12345678910>>...18