• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /******************************************************************************
2  *
3  * This file is provided under a dual BSD/GPLv2 license.  When using or
4  * redistributing this file, you may do so under either license.
5  *
6  * GPL LICENSE SUMMARY
7  *
8  * Copyright(c) 2013 - 2014 Intel Corporation. All rights reserved.
9  * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
10  *
11  * This program is free software; you can redistribute it and/or modify
12  * it under the terms of version 2 of the GNU General Public License as
13  * published by the Free Software Foundation.
14  *
15  * This program is distributed in the hope that it will be useful, but
16  * WITHOUT ANY WARRANTY; without even the implied warranty of
17  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
18  * General Public License for more details.
19  *
20  * You should have received a copy of the GNU General Public License
21  * along with this program; if not, write to the Free Software
22  * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
23  * USA
24  *
25  * The full GNU General Public License is included in this distribution
26  * in the file called COPYING.
27  *
28  * Contact Information:
29  *  Intel Linux Wireless <ilw@linux.intel.com>
30  * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
31  *
32  * BSD LICENSE
33  *
34  * Copyright(c) 2013 - 2014 Intel Corporation. All rights reserved.
35  * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
36  * All rights reserved.
37  *
38  * Redistribution and use in source and binary forms, with or without
39  * modification, are permitted provided that the following conditions
40  * are met:
41  *
42  *  * Redistributions of source code must retain the above copyright
43  *    notice, this list of conditions and the following disclaimer.
44  *  * Redistributions in binary form must reproduce the above copyright
45  *    notice, this list of conditions and the following disclaimer in
46  *    the documentation and/or other materials provided with the
47  *    distribution.
48  *  * Neither the name Intel Corporation nor the names of its
49  *    contributors may be used to endorse or promote products derived
50  *    from this software without specific prior written permission.
51  *
52  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
53  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
54  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
55  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
56  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
57  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
58  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
59  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
60  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
61  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
62  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
63  *
64  *****************************************************************************/
65 
66 #include <linux/ieee80211.h>
67 #include <linux/etherdevice.h>
68 #include <net/mac80211.h>
69 
70 #include "fw-api-coex.h"
71 #include "iwl-modparams.h"
72 #include "mvm.h"
73 #include "iwl-debug.h"
74 
75 /* 20MHz / 40MHz below / 40Mhz above*/
76 static const __le64 iwl_ci_mask[][3] = {
77 	/* dummy entry for channel 0 */
78 	{cpu_to_le64(0), cpu_to_le64(0), cpu_to_le64(0)},
79 	{
80 		cpu_to_le64(0x0000001FFFULL),
81 		cpu_to_le64(0x0ULL),
82 		cpu_to_le64(0x00007FFFFFULL),
83 	},
84 	{
85 		cpu_to_le64(0x000000FFFFULL),
86 		cpu_to_le64(0x0ULL),
87 		cpu_to_le64(0x0003FFFFFFULL),
88 	},
89 	{
90 		cpu_to_le64(0x000003FFFCULL),
91 		cpu_to_le64(0x0ULL),
92 		cpu_to_le64(0x000FFFFFFCULL),
93 	},
94 	{
95 		cpu_to_le64(0x00001FFFE0ULL),
96 		cpu_to_le64(0x0ULL),
97 		cpu_to_le64(0x007FFFFFE0ULL),
98 	},
99 	{
100 		cpu_to_le64(0x00007FFF80ULL),
101 		cpu_to_le64(0x00007FFFFFULL),
102 		cpu_to_le64(0x01FFFFFF80ULL),
103 	},
104 	{
105 		cpu_to_le64(0x0003FFFC00ULL),
106 		cpu_to_le64(0x0003FFFFFFULL),
107 		cpu_to_le64(0x0FFFFFFC00ULL),
108 	},
109 	{
110 		cpu_to_le64(0x000FFFF000ULL),
111 		cpu_to_le64(0x000FFFFFFCULL),
112 		cpu_to_le64(0x3FFFFFF000ULL),
113 	},
114 	{
115 		cpu_to_le64(0x007FFF8000ULL),
116 		cpu_to_le64(0x007FFFFFE0ULL),
117 		cpu_to_le64(0xFFFFFF8000ULL),
118 	},
119 	{
120 		cpu_to_le64(0x01FFFE0000ULL),
121 		cpu_to_le64(0x01FFFFFF80ULL),
122 		cpu_to_le64(0xFFFFFE0000ULL),
123 	},
124 	{
125 		cpu_to_le64(0x0FFFF00000ULL),
126 		cpu_to_le64(0x0FFFFFFC00ULL),
127 		cpu_to_le64(0x0ULL),
128 	},
129 	{
130 		cpu_to_le64(0x3FFFC00000ULL),
131 		cpu_to_le64(0x3FFFFFF000ULL),
132 		cpu_to_le64(0x0)
133 	},
134 	{
135 		cpu_to_le64(0xFFFE000000ULL),
136 		cpu_to_le64(0xFFFFFF8000ULL),
137 		cpu_to_le64(0x0)
138 	},
139 	{
140 		cpu_to_le64(0xFFF8000000ULL),
141 		cpu_to_le64(0xFFFFFE0000ULL),
142 		cpu_to_le64(0x0)
143 	},
144 	{
145 		cpu_to_le64(0xFFC0000000ULL),
146 		cpu_to_le64(0x0ULL),
147 		cpu_to_le64(0x0ULL)
148 	},
149 };
150 
151 struct corunning_block_luts {
152 	u8 range;
153 	__le32 lut20[BT_COEX_CORUN_LUT_SIZE];
154 };
155 
156 /*
157  * Ranges for the antenna coupling calibration / co-running block LUT:
158  *		LUT0: [ 0, 12[
159  *		LUT1: [12, 20[
160  *		LUT2: [20, 21[
161  *		LUT3: [21, 23[
162  *		LUT4: [23, 27[
163  *		LUT5: [27, 30[
164  *		LUT6: [30, 32[
165  *		LUT7: [32, 33[
166  *		LUT8: [33, - [
167  */
168 static const struct corunning_block_luts antenna_coupling_ranges[] = {
169 	{
170 		.range = 0,
171 		.lut20 = {
172 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
173 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
174 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
175 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
176 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
177 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
178 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
179 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
180 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
181 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
182 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
183 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
184 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
185 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
186 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
187 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
188 		},
189 	},
190 	{
191 		.range = 12,
192 		.lut20 = {
193 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
194 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
195 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
196 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
197 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
198 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
199 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
200 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
201 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
202 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
203 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
204 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
205 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
206 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
207 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
208 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
209 		},
210 	},
211 	{
212 		.range = 20,
213 		.lut20 = {
214 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
215 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
216 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
217 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
218 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
219 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
220 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
221 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
222 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
223 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
224 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
225 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
226 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
227 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
228 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
229 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
230 		},
231 	},
232 	{
233 		.range = 21,
234 		.lut20 = {
235 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
236 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
237 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
238 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
239 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
240 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
241 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
242 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
243 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
244 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
245 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
246 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
247 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
248 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
249 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
250 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
251 		},
252 	},
253 	{
254 		.range = 23,
255 		.lut20 = {
256 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
257 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
258 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
259 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
260 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
261 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
262 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
263 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
264 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
265 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
266 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
267 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
268 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
269 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
270 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
271 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
272 		},
273 	},
274 	{
275 		.range = 27,
276 		.lut20 = {
277 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
278 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
279 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
280 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
281 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
282 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
283 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
284 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
285 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
286 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
287 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
288 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
289 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
290 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
291 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
292 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
293 		},
294 	},
295 	{
296 		.range = 30,
297 		.lut20 = {
298 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
299 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
300 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
301 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
302 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
303 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
304 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
305 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
306 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
307 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
308 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
309 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
310 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
311 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
312 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
313 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
314 		},
315 	},
316 	{
317 		.range = 32,
318 		.lut20 = {
319 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
320 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
321 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
322 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
323 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
324 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
325 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
326 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
327 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
328 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
329 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
330 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
331 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
332 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
333 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
334 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
335 		},
336 	},
337 	{
338 		.range = 33,
339 		.lut20 = {
340 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
341 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
342 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
343 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
344 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
345 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
346 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
347 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
348 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
349 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
350 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
351 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
352 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
353 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
354 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
355 			cpu_to_le32(0x00000000),  cpu_to_le32(0x00000000),
356 		},
357 	},
358 };
359 
360 static enum iwl_bt_coex_lut_type
iwl_get_coex_type(struct iwl_mvm * mvm,const struct ieee80211_vif * vif)361 iwl_get_coex_type(struct iwl_mvm *mvm, const struct ieee80211_vif *vif)
362 {
363 	struct ieee80211_chanctx_conf *chanctx_conf;
364 	enum iwl_bt_coex_lut_type ret;
365 	u16 phy_ctx_id;
366 	u32 primary_ch_phy_id, secondary_ch_phy_id;
367 
368 	/*
369 	 * Checking that we hold mvm->mutex is a good idea, but the rate
370 	 * control can't acquire the mutex since it runs in Tx path.
371 	 * So this is racy in that case, but in the worst case, the AMPDU
372 	 * size limit will be wrong for a short time which is not a big
373 	 * issue.
374 	 */
375 
376 	rcu_read_lock();
377 
378 	chanctx_conf = rcu_dereference(vif->chanctx_conf);
379 
380 	if (!chanctx_conf ||
381 	     chanctx_conf->def.chan->band != IEEE80211_BAND_2GHZ) {
382 		rcu_read_unlock();
383 		return BT_COEX_INVALID_LUT;
384 	}
385 
386 	ret = BT_COEX_TX_DIS_LUT;
387 
388 	if (mvm->cfg->bt_shared_single_ant) {
389 		rcu_read_unlock();
390 		return ret;
391 	}
392 
393 	phy_ctx_id = *((u16 *)chanctx_conf->drv_priv);
394 	primary_ch_phy_id = le32_to_cpu(mvm->last_bt_ci_cmd.primary_ch_phy_id);
395 	secondary_ch_phy_id =
396 		le32_to_cpu(mvm->last_bt_ci_cmd.secondary_ch_phy_id);
397 
398 	if (primary_ch_phy_id == phy_ctx_id)
399 		ret = le32_to_cpu(mvm->last_bt_notif.primary_ch_lut);
400 	else if (secondary_ch_phy_id == phy_ctx_id)
401 		ret = le32_to_cpu(mvm->last_bt_notif.secondary_ch_lut);
402 	/* else - default = TX TX disallowed */
403 
404 	rcu_read_unlock();
405 
406 	return ret;
407 }
408 
iwl_send_bt_init_conf(struct iwl_mvm * mvm)409 int iwl_send_bt_init_conf(struct iwl_mvm *mvm)
410 {
411 	struct iwl_bt_coex_cmd bt_cmd = {};
412 	u32 mode;
413 
414 	if (!fw_has_api(&mvm->fw->ucode_capa, IWL_UCODE_TLV_API_BT_COEX_SPLIT))
415 		return iwl_send_bt_init_conf_old(mvm);
416 
417 	lockdep_assert_held(&mvm->mutex);
418 
419 	if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS)) {
420 		switch (mvm->bt_force_ant_mode) {
421 		case BT_FORCE_ANT_BT:
422 			mode = BT_COEX_BT;
423 			break;
424 		case BT_FORCE_ANT_WIFI:
425 			mode = BT_COEX_WIFI;
426 			break;
427 		default:
428 			WARN_ON(1);
429 			mode = 0;
430 		}
431 
432 		bt_cmd.mode = cpu_to_le32(mode);
433 		goto send_cmd;
434 	}
435 
436 	mode = iwlwifi_mod_params.bt_coex_active ? BT_COEX_NW : BT_COEX_DISABLE;
437 	bt_cmd.mode = cpu_to_le32(mode);
438 
439 	if (IWL_MVM_BT_COEX_SYNC2SCO)
440 		bt_cmd.enabled_modules |=
441 			cpu_to_le32(BT_COEX_SYNC2SCO_ENABLED);
442 
443 	if (iwl_mvm_bt_is_plcr_supported(mvm))
444 		bt_cmd.enabled_modules |= cpu_to_le32(BT_COEX_CORUN_ENABLED);
445 
446 	if (IWL_MVM_BT_COEX_MPLUT) {
447 		bt_cmd.enabled_modules |= cpu_to_le32(BT_COEX_MPLUT_ENABLED);
448 		bt_cmd.enabled_modules |=
449 			cpu_to_le32(BT_COEX_MPLUT_BOOST_ENABLED);
450 	}
451 
452 	bt_cmd.enabled_modules |= cpu_to_le32(BT_COEX_HIGH_BAND_RET);
453 
454 send_cmd:
455 	memset(&mvm->last_bt_notif, 0, sizeof(mvm->last_bt_notif));
456 	memset(&mvm->last_bt_ci_cmd, 0, sizeof(mvm->last_bt_ci_cmd));
457 
458 	return iwl_mvm_send_cmd_pdu(mvm, BT_CONFIG, 0, sizeof(bt_cmd), &bt_cmd);
459 }
460 
iwl_mvm_bt_coex_reduced_txp(struct iwl_mvm * mvm,u8 sta_id,bool enable)461 static int iwl_mvm_bt_coex_reduced_txp(struct iwl_mvm *mvm, u8 sta_id,
462 				       bool enable)
463 {
464 	struct iwl_bt_coex_reduced_txp_update_cmd cmd = {};
465 	struct iwl_mvm_sta *mvmsta;
466 	u32 value;
467 	int ret;
468 
469 	mvmsta = iwl_mvm_sta_from_staid_protected(mvm, sta_id);
470 	if (!mvmsta)
471 		return 0;
472 
473 	/* nothing to do */
474 	if (mvmsta->bt_reduced_txpower == enable)
475 		return 0;
476 
477 	value = mvmsta->sta_id;
478 
479 	if (enable)
480 		value |= BT_REDUCED_TX_POWER_BIT;
481 
482 	IWL_DEBUG_COEX(mvm, "%sable reduced Tx Power for sta %d\n",
483 		       enable ? "en" : "dis", sta_id);
484 
485 	cmd.reduced_txp = cpu_to_le32(value);
486 	mvmsta->bt_reduced_txpower = enable;
487 
488 	ret = iwl_mvm_send_cmd_pdu(mvm, BT_COEX_UPDATE_REDUCED_TXP, CMD_ASYNC,
489 				   sizeof(cmd), &cmd);
490 
491 	return ret;
492 }
493 
494 struct iwl_bt_iterator_data {
495 	struct iwl_bt_coex_profile_notif *notif;
496 	struct iwl_mvm *mvm;
497 	struct ieee80211_chanctx_conf *primary;
498 	struct ieee80211_chanctx_conf *secondary;
499 	bool primary_ll;
500 };
501 
502 static inline
iwl_mvm_bt_coex_enable_rssi_event(struct iwl_mvm * mvm,struct ieee80211_vif * vif,bool enable,int rssi)503 void iwl_mvm_bt_coex_enable_rssi_event(struct iwl_mvm *mvm,
504 				       struct ieee80211_vif *vif,
505 				       bool enable, int rssi)
506 {
507 	struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
508 
509 	mvmvif->bf_data.last_bt_coex_event = rssi;
510 	mvmvif->bf_data.bt_coex_max_thold =
511 		enable ? -IWL_MVM_BT_COEX_EN_RED_TXP_THRESH : 0;
512 	mvmvif->bf_data.bt_coex_min_thold =
513 		enable ? -IWL_MVM_BT_COEX_DIS_RED_TXP_THRESH : 0;
514 }
515 
516 /* must be called under rcu_read_lock */
iwl_mvm_bt_notif_iterator(void * _data,u8 * mac,struct ieee80211_vif * vif)517 static void iwl_mvm_bt_notif_iterator(void *_data, u8 *mac,
518 				      struct ieee80211_vif *vif)
519 {
520 	struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
521 	struct iwl_bt_iterator_data *data = _data;
522 	struct iwl_mvm *mvm = data->mvm;
523 	struct ieee80211_chanctx_conf *chanctx_conf;
524 	/* default smps_mode is AUTOMATIC - only used for client modes */
525 	enum ieee80211_smps_mode smps_mode = IEEE80211_SMPS_AUTOMATIC;
526 	u32 bt_activity_grading;
527 	int ave_rssi;
528 
529 	lockdep_assert_held(&mvm->mutex);
530 
531 	switch (vif->type) {
532 	case NL80211_IFTYPE_STATION:
533 		break;
534 	case NL80211_IFTYPE_AP:
535 		if (!mvmvif->ap_ibss_active)
536 			return;
537 		break;
538 	default:
539 		return;
540 	}
541 
542 	chanctx_conf = rcu_dereference(vif->chanctx_conf);
543 
544 	/* If channel context is invalid or not on 2.4GHz .. */
545 	if ((!chanctx_conf ||
546 	     chanctx_conf->def.chan->band != IEEE80211_BAND_2GHZ)) {
547 		if (vif->type == NL80211_IFTYPE_STATION) {
548 			/* ... relax constraints and disable rssi events */
549 			iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX,
550 					    smps_mode);
551 			iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id,
552 						    false);
553 			iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, false, 0);
554 		}
555 		return;
556 	}
557 
558 	bt_activity_grading = le32_to_cpu(data->notif->bt_activity_grading);
559 	if (bt_activity_grading >= BT_HIGH_TRAFFIC)
560 		smps_mode = IEEE80211_SMPS_STATIC;
561 	else if (bt_activity_grading >= BT_LOW_TRAFFIC)
562 		smps_mode = IEEE80211_SMPS_DYNAMIC;
563 
564 	/* relax SMPS constraints for next association */
565 	if (!vif->bss_conf.assoc)
566 		smps_mode = IEEE80211_SMPS_AUTOMATIC;
567 
568 	if (mvmvif->phy_ctxt &&
569 	    IWL_COEX_IS_RRC_ON(mvm->last_bt_notif.ttc_rrc_status,
570 			       mvmvif->phy_ctxt->id))
571 		smps_mode = IEEE80211_SMPS_AUTOMATIC;
572 
573 	IWL_DEBUG_COEX(data->mvm,
574 		       "mac %d: bt_activity_grading %d smps_req %d\n",
575 		       mvmvif->id, bt_activity_grading, smps_mode);
576 
577 	if (vif->type == NL80211_IFTYPE_STATION)
578 		iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX,
579 				    smps_mode);
580 
581 	/* low latency is always primary */
582 	if (iwl_mvm_vif_low_latency(mvmvif)) {
583 		data->primary_ll = true;
584 
585 		data->secondary = data->primary;
586 		data->primary = chanctx_conf;
587 	}
588 
589 	if (vif->type == NL80211_IFTYPE_AP) {
590 		if (!mvmvif->ap_ibss_active)
591 			return;
592 
593 		if (chanctx_conf == data->primary)
594 			return;
595 
596 		if (!data->primary_ll) {
597 			/*
598 			 * downgrade the current primary no matter what its
599 			 * type is.
600 			 */
601 			data->secondary = data->primary;
602 			data->primary = chanctx_conf;
603 		} else {
604 			/* there is low latency vif - we will be secondary */
605 			data->secondary = chanctx_conf;
606 		}
607 		return;
608 	}
609 
610 	/*
611 	 * STA / P2P Client, try to be primary if first vif. If we are in low
612 	 * latency mode, we are already in primary and just don't do much
613 	 */
614 	if (!data->primary || data->primary == chanctx_conf)
615 		data->primary = chanctx_conf;
616 	else if (!data->secondary)
617 		/* if secondary is not NULL, it might be a GO */
618 		data->secondary = chanctx_conf;
619 
620 	/*
621 	 * don't reduce the Tx power if one of these is true:
622 	 *  we are in LOOSE
623 	 *  single share antenna product
624 	 *  BT is active
625 	 *  we are associated
626 	 */
627 	if (iwl_get_coex_type(mvm, vif) == BT_COEX_LOOSE_LUT ||
628 	    mvm->cfg->bt_shared_single_ant || !vif->bss_conf.assoc ||
629 	    le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) == BT_OFF) {
630 		iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, false);
631 		iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, false, 0);
632 		return;
633 	}
634 
635 	/* try to get the avg rssi from fw */
636 	ave_rssi = mvmvif->bf_data.ave_beacon_signal;
637 
638 	/* if the RSSI isn't valid, fake it is very low */
639 	if (!ave_rssi)
640 		ave_rssi = -100;
641 	if (ave_rssi > -IWL_MVM_BT_COEX_EN_RED_TXP_THRESH) {
642 		if (iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, true))
643 			IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n");
644 	} else if (ave_rssi < -IWL_MVM_BT_COEX_DIS_RED_TXP_THRESH) {
645 		if (iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, false))
646 			IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n");
647 	}
648 
649 	/* Begin to monitor the RSSI: it may influence the reduced Tx power */
650 	iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, true, ave_rssi);
651 }
652 
iwl_mvm_bt_coex_notif_handle(struct iwl_mvm * mvm)653 static void iwl_mvm_bt_coex_notif_handle(struct iwl_mvm *mvm)
654 {
655 	struct iwl_bt_iterator_data data = {
656 		.mvm = mvm,
657 		.notif = &mvm->last_bt_notif,
658 	};
659 	struct iwl_bt_coex_ci_cmd cmd = {};
660 	u8 ci_bw_idx;
661 
662 	/* Ignore updates if we are in force mode */
663 	if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS))
664 		return;
665 
666 	rcu_read_lock();
667 	ieee80211_iterate_active_interfaces_atomic(
668 					mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
669 					iwl_mvm_bt_notif_iterator, &data);
670 
671 	if (data.primary) {
672 		struct ieee80211_chanctx_conf *chan = data.primary;
673 		if (WARN_ON(!chan->def.chan)) {
674 			rcu_read_unlock();
675 			return;
676 		}
677 
678 		if (chan->def.width < NL80211_CHAN_WIDTH_40) {
679 			ci_bw_idx = 0;
680 		} else {
681 			if (chan->def.center_freq1 >
682 			    chan->def.chan->center_freq)
683 				ci_bw_idx = 2;
684 			else
685 				ci_bw_idx = 1;
686 		}
687 
688 		cmd.bt_primary_ci =
689 			iwl_ci_mask[chan->def.chan->hw_value][ci_bw_idx];
690 		cmd.primary_ch_phy_id =
691 			cpu_to_le32(*((u16 *)data.primary->drv_priv));
692 	}
693 
694 	if (data.secondary) {
695 		struct ieee80211_chanctx_conf *chan = data.secondary;
696 		if (WARN_ON(!data.secondary->def.chan)) {
697 			rcu_read_unlock();
698 			return;
699 		}
700 
701 		if (chan->def.width < NL80211_CHAN_WIDTH_40) {
702 			ci_bw_idx = 0;
703 		} else {
704 			if (chan->def.center_freq1 >
705 			    chan->def.chan->center_freq)
706 				ci_bw_idx = 2;
707 			else
708 				ci_bw_idx = 1;
709 		}
710 
711 		cmd.bt_secondary_ci =
712 			iwl_ci_mask[chan->def.chan->hw_value][ci_bw_idx];
713 		cmd.secondary_ch_phy_id =
714 			cpu_to_le32(*((u16 *)data.secondary->drv_priv));
715 	}
716 
717 	rcu_read_unlock();
718 
719 	/* Don't spam the fw with the same command over and over */
720 	if (memcmp(&cmd, &mvm->last_bt_ci_cmd, sizeof(cmd))) {
721 		if (iwl_mvm_send_cmd_pdu(mvm, BT_COEX_CI, 0,
722 					 sizeof(cmd), &cmd))
723 			IWL_ERR(mvm, "Failed to send BT_CI cmd\n");
724 		memcpy(&mvm->last_bt_ci_cmd, &cmd, sizeof(cmd));
725 	}
726 }
727 
iwl_mvm_rx_bt_coex_notif(struct iwl_mvm * mvm,struct iwl_rx_cmd_buffer * rxb)728 void iwl_mvm_rx_bt_coex_notif(struct iwl_mvm *mvm,
729 			      struct iwl_rx_cmd_buffer *rxb)
730 {
731 	struct iwl_rx_packet *pkt = rxb_addr(rxb);
732 	struct iwl_bt_coex_profile_notif *notif = (void *)pkt->data;
733 
734 	if (!fw_has_api(&mvm->fw->ucode_capa,
735 			IWL_UCODE_TLV_API_BT_COEX_SPLIT)) {
736 		iwl_mvm_rx_bt_coex_notif_old(mvm, rxb);
737 		return;
738 	}
739 
740 	IWL_DEBUG_COEX(mvm, "BT Coex Notification received\n");
741 	IWL_DEBUG_COEX(mvm, "\tBT ci compliance %d\n", notif->bt_ci_compliance);
742 	IWL_DEBUG_COEX(mvm, "\tBT primary_ch_lut %d\n",
743 		       le32_to_cpu(notif->primary_ch_lut));
744 	IWL_DEBUG_COEX(mvm, "\tBT secondary_ch_lut %d\n",
745 		       le32_to_cpu(notif->secondary_ch_lut));
746 	IWL_DEBUG_COEX(mvm, "\tBT activity grading %d\n",
747 		       le32_to_cpu(notif->bt_activity_grading));
748 
749 	/* remember this notification for future use: rssi fluctuations */
750 	memcpy(&mvm->last_bt_notif, notif, sizeof(mvm->last_bt_notif));
751 
752 	iwl_mvm_bt_coex_notif_handle(mvm);
753 }
754 
iwl_mvm_bt_rssi_event(struct iwl_mvm * mvm,struct ieee80211_vif * vif,enum ieee80211_rssi_event_data rssi_event)755 void iwl_mvm_bt_rssi_event(struct iwl_mvm *mvm, struct ieee80211_vif *vif,
756 			   enum ieee80211_rssi_event_data rssi_event)
757 {
758 	struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
759 	int ret;
760 
761 	if (!fw_has_api(&mvm->fw->ucode_capa,
762 			IWL_UCODE_TLV_API_BT_COEX_SPLIT)) {
763 		iwl_mvm_bt_rssi_event_old(mvm, vif, rssi_event);
764 		return;
765 	}
766 
767 	lockdep_assert_held(&mvm->mutex);
768 
769 	/* Ignore updates if we are in force mode */
770 	if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS))
771 		return;
772 
773 	/*
774 	 * Rssi update while not associated - can happen since the statistics
775 	 * are handled asynchronously
776 	 */
777 	if (mvmvif->ap_sta_id == IWL_MVM_STATION_COUNT)
778 		return;
779 
780 	/* No BT - reports should be disabled */
781 	if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) == BT_OFF)
782 		return;
783 
784 	IWL_DEBUG_COEX(mvm, "RSSI for %pM is now %s\n", vif->bss_conf.bssid,
785 		       rssi_event == RSSI_EVENT_HIGH ? "HIGH" : "LOW");
786 
787 	/*
788 	 * Check if rssi is good enough for reduced Tx power, but not in loose
789 	 * scheme.
790 	 */
791 	if (rssi_event == RSSI_EVENT_LOW || mvm->cfg->bt_shared_single_ant ||
792 	    iwl_get_coex_type(mvm, vif) == BT_COEX_LOOSE_LUT)
793 		ret = iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id,
794 						  false);
795 	else
796 		ret = iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, true);
797 
798 	if (ret)
799 		IWL_ERR(mvm, "couldn't send BT_CONFIG HCMD upon RSSI event\n");
800 }
801 
802 #define LINK_QUAL_AGG_TIME_LIMIT_DEF	(4000)
803 #define LINK_QUAL_AGG_TIME_LIMIT_BT_ACT	(1200)
804 
iwl_mvm_coex_agg_time_limit(struct iwl_mvm * mvm,struct ieee80211_sta * sta)805 u16 iwl_mvm_coex_agg_time_limit(struct iwl_mvm *mvm,
806 				struct ieee80211_sta *sta)
807 {
808 	struct iwl_mvm_sta *mvmsta = iwl_mvm_sta_from_mac80211(sta);
809 	struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(mvmsta->vif);
810 	struct iwl_mvm_phy_ctxt *phy_ctxt = mvmvif->phy_ctxt;
811 	enum iwl_bt_coex_lut_type lut_type;
812 
813 	if (!fw_has_api(&mvm->fw->ucode_capa, IWL_UCODE_TLV_API_BT_COEX_SPLIT))
814 		return iwl_mvm_coex_agg_time_limit_old(mvm, sta);
815 
816 	if (IWL_COEX_IS_TTC_ON(mvm->last_bt_notif.ttc_rrc_status, phy_ctxt->id))
817 		return LINK_QUAL_AGG_TIME_LIMIT_DEF;
818 
819 	if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) <
820 	    BT_HIGH_TRAFFIC)
821 		return LINK_QUAL_AGG_TIME_LIMIT_DEF;
822 
823 	lut_type = iwl_get_coex_type(mvm, mvmsta->vif);
824 
825 	if (lut_type == BT_COEX_LOOSE_LUT || lut_type == BT_COEX_INVALID_LUT)
826 		return LINK_QUAL_AGG_TIME_LIMIT_DEF;
827 
828 	/* tight coex, high bt traffic, reduce AGG time limit */
829 	return LINK_QUAL_AGG_TIME_LIMIT_BT_ACT;
830 }
831 
iwl_mvm_bt_coex_is_mimo_allowed(struct iwl_mvm * mvm,struct ieee80211_sta * sta)832 bool iwl_mvm_bt_coex_is_mimo_allowed(struct iwl_mvm *mvm,
833 				     struct ieee80211_sta *sta)
834 {
835 	struct iwl_mvm_sta *mvmsta = iwl_mvm_sta_from_mac80211(sta);
836 	struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(mvmsta->vif);
837 	struct iwl_mvm_phy_ctxt *phy_ctxt = mvmvif->phy_ctxt;
838 	enum iwl_bt_coex_lut_type lut_type;
839 
840 	if (!fw_has_api(&mvm->fw->ucode_capa, IWL_UCODE_TLV_API_BT_COEX_SPLIT))
841 		return iwl_mvm_bt_coex_is_mimo_allowed_old(mvm, sta);
842 
843 	if (IWL_COEX_IS_TTC_ON(mvm->last_bt_notif.ttc_rrc_status, phy_ctxt->id))
844 		return true;
845 
846 	if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) <
847 	    BT_HIGH_TRAFFIC)
848 		return true;
849 
850 	/*
851 	 * In Tight / TxTxDis, BT can't Rx while we Tx, so use both antennas
852 	 * since BT is already killed.
853 	 * In Loose, BT can Rx while we Tx, so forbid MIMO to let BT Rx while
854 	 * we Tx.
855 	 * When we are in 5GHz, we'll get BT_COEX_INVALID_LUT allowing MIMO.
856 	 */
857 	lut_type = iwl_get_coex_type(mvm, mvmsta->vif);
858 	return lut_type != BT_COEX_LOOSE_LUT;
859 }
860 
iwl_mvm_bt_coex_is_ant_avail(struct iwl_mvm * mvm,u8 ant)861 bool iwl_mvm_bt_coex_is_ant_avail(struct iwl_mvm *mvm, u8 ant)
862 {
863 	/* there is no other antenna, shared antenna is always available */
864 	if (mvm->cfg->bt_shared_single_ant)
865 		return true;
866 
867 	if (ant & mvm->cfg->non_shared_ant)
868 		return true;
869 
870 	if (!fw_has_api(&mvm->fw->ucode_capa, IWL_UCODE_TLV_API_BT_COEX_SPLIT))
871 		return iwl_mvm_bt_coex_is_shared_ant_avail_old(mvm);
872 
873 	return le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) <
874 		BT_HIGH_TRAFFIC;
875 }
876 
iwl_mvm_bt_coex_is_shared_ant_avail(struct iwl_mvm * mvm)877 bool iwl_mvm_bt_coex_is_shared_ant_avail(struct iwl_mvm *mvm)
878 {
879 	/* there is no other antenna, shared antenna is always available */
880 	if (mvm->cfg->bt_shared_single_ant)
881 		return true;
882 
883 	if (!fw_has_api(&mvm->fw->ucode_capa, IWL_UCODE_TLV_API_BT_COEX_SPLIT))
884 		return iwl_mvm_bt_coex_is_shared_ant_avail_old(mvm);
885 
886 	return le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) < BT_HIGH_TRAFFIC;
887 }
888 
iwl_mvm_bt_coex_is_tpc_allowed(struct iwl_mvm * mvm,enum ieee80211_band band)889 bool iwl_mvm_bt_coex_is_tpc_allowed(struct iwl_mvm *mvm,
890 				    enum ieee80211_band band)
891 {
892 	u32 bt_activity = le32_to_cpu(mvm->last_bt_notif.bt_activity_grading);
893 
894 	if (!fw_has_api(&mvm->fw->ucode_capa, IWL_UCODE_TLV_API_BT_COEX_SPLIT))
895 		return iwl_mvm_bt_coex_is_tpc_allowed_old(mvm, band);
896 
897 	if (band != IEEE80211_BAND_2GHZ)
898 		return false;
899 
900 	return bt_activity >= BT_LOW_TRAFFIC;
901 }
902 
iwl_mvm_bt_coex_tx_prio(struct iwl_mvm * mvm,struct ieee80211_hdr * hdr,struct ieee80211_tx_info * info,u8 ac)903 u8 iwl_mvm_bt_coex_tx_prio(struct iwl_mvm *mvm, struct ieee80211_hdr *hdr,
904 			   struct ieee80211_tx_info *info, u8 ac)
905 {
906 	__le16 fc = hdr->frame_control;
907 
908 	if (info->band != IEEE80211_BAND_2GHZ)
909 		return 0;
910 
911 	if (unlikely(mvm->bt_tx_prio))
912 		return mvm->bt_tx_prio - 1;
913 
914 	/* High prio packet (wrt. BT coex) if it is EAPOL, MCAST or MGMT */
915 	if (info->control.flags & IEEE80211_TX_CTRL_PORT_CTRL_PROTO ||
916 	     is_multicast_ether_addr(hdr->addr1) ||
917 	     ieee80211_is_ctl(fc) || ieee80211_is_mgmt(fc) ||
918 	     ieee80211_is_nullfunc(fc) || ieee80211_is_qos_nullfunc(fc))
919 		return 3;
920 
921 	switch (ac) {
922 	case IEEE80211_AC_BE:
923 		return 1;
924 	case IEEE80211_AC_VO:
925 		return 3;
926 	case IEEE80211_AC_VI:
927 		return 2;
928 	default:
929 		break;
930 	}
931 
932 	return 0;
933 }
934 
iwl_mvm_bt_coex_vif_change(struct iwl_mvm * mvm)935 void iwl_mvm_bt_coex_vif_change(struct iwl_mvm *mvm)
936 {
937 	if (!fw_has_api(&mvm->fw->ucode_capa,
938 			IWL_UCODE_TLV_API_BT_COEX_SPLIT)) {
939 		iwl_mvm_bt_coex_vif_change_old(mvm);
940 		return;
941 	}
942 
943 	iwl_mvm_bt_coex_notif_handle(mvm);
944 }
945 
iwl_mvm_rx_ant_coupling_notif(struct iwl_mvm * mvm,struct iwl_rx_cmd_buffer * rxb)946 void iwl_mvm_rx_ant_coupling_notif(struct iwl_mvm *mvm,
947 				   struct iwl_rx_cmd_buffer *rxb)
948 {
949 	struct iwl_rx_packet *pkt = rxb_addr(rxb);
950 	u32 ant_isolation = le32_to_cpup((void *)pkt->data);
951 	struct iwl_bt_coex_corun_lut_update_cmd cmd = {};
952 	u8 __maybe_unused lower_bound, upper_bound;
953 	u8 lut;
954 
955 	if (!fw_has_api(&mvm->fw->ucode_capa,
956 			IWL_UCODE_TLV_API_BT_COEX_SPLIT)) {
957 		iwl_mvm_rx_ant_coupling_notif_old(mvm, rxb);
958 		return;
959 	}
960 
961 	if (!iwl_mvm_bt_is_plcr_supported(mvm))
962 		return;
963 
964 	lockdep_assert_held(&mvm->mutex);
965 
966 	/* Ignore updates if we are in force mode */
967 	if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS))
968 		return;
969 
970 	if (ant_isolation ==  mvm->last_ant_isol)
971 		return;
972 
973 	for (lut = 0; lut < ARRAY_SIZE(antenna_coupling_ranges) - 1; lut++)
974 		if (ant_isolation < antenna_coupling_ranges[lut + 1].range)
975 			break;
976 
977 	lower_bound = antenna_coupling_ranges[lut].range;
978 
979 	if (lut < ARRAY_SIZE(antenna_coupling_ranges) - 1)
980 		upper_bound = antenna_coupling_ranges[lut + 1].range;
981 	else
982 		upper_bound = antenna_coupling_ranges[lut].range;
983 
984 	IWL_DEBUG_COEX(mvm, "Antenna isolation=%d in range [%d,%d[, lut=%d\n",
985 		       ant_isolation, lower_bound, upper_bound, lut);
986 
987 	mvm->last_ant_isol = ant_isolation;
988 
989 	if (mvm->last_corun_lut == lut)
990 		return;
991 
992 	mvm->last_corun_lut = lut;
993 
994 	/* For the moment, use the same LUT for 20GHz and 40GHz */
995 	memcpy(&cmd.corun_lut20, antenna_coupling_ranges[lut].lut20,
996 	       sizeof(cmd.corun_lut20));
997 
998 	memcpy(&cmd.corun_lut40, antenna_coupling_ranges[lut].lut20,
999 	       sizeof(cmd.corun_lut40));
1000 
1001 	if (iwl_mvm_send_cmd_pdu(mvm, BT_COEX_UPDATE_CORUN_LUT, 0,
1002 				 sizeof(cmd), &cmd))
1003 		IWL_ERR(mvm,
1004 			"failed to send BT_COEX_UPDATE_CORUN_LUT command\n");
1005 }
1006