1 /*
2 * This control block defines the PACA which defines the processor
3 * specific data for each logical processor on the system.
4 * There are some pointers defined that are utilized by PLIC.
5 *
6 * C 2001 PPC 64 Team, IBM Corp
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License
10 * as published by the Free Software Foundation; either version
11 * 2 of the License, or (at your option) any later version.
12 */
13 #ifndef _ASM_POWERPC_PACA_H
14 #define _ASM_POWERPC_PACA_H
15 #ifdef __KERNEL__
16
17 #ifdef CONFIG_PPC64
18
19 #include <asm/types.h>
20 #include <asm/lppaca.h>
21 #include <asm/mmu.h>
22 #include <asm/page.h>
23 #include <asm/exception-64e.h>
24 #ifdef CONFIG_KVM_BOOK3S_64_HANDLER
25 #include <asm/kvm_book3s_asm.h>
26 #endif
27
28 register struct paca_struct *local_paca asm("r13");
29
30 #if defined(CONFIG_DEBUG_PREEMPT) && defined(CONFIG_SMP)
31 extern unsigned int debug_smp_processor_id(void); /* from linux/smp.h */
32 /*
33 * Add standard checks that preemption cannot occur when using get_paca():
34 * otherwise the paca_struct it points to may be the wrong one just after.
35 */
36 #define get_paca() ((void) debug_smp_processor_id(), local_paca)
37 #else
38 #define get_paca() local_paca
39 #endif
40
41 #define get_lppaca() (get_paca()->lppaca_ptr)
42 #define get_slb_shadow() (get_paca()->slb_shadow_ptr)
43
44 struct task_struct;
45
46 /*
47 * Defines the layout of the paca.
48 *
49 * This structure is not directly accessed by firmware or the service
50 * processor.
51 */
52 struct paca_struct {
53 #ifdef CONFIG_PPC_BOOK3S
54 /*
55 * Because hw_cpu_id, unlike other paca fields, is accessed
56 * routinely from other CPUs (from the IRQ code), we stick to
57 * read-only (after boot) fields in the first cacheline to
58 * avoid cacheline bouncing.
59 */
60
61 struct lppaca *lppaca_ptr; /* Pointer to LpPaca for PLIC */
62 #endif /* CONFIG_PPC_BOOK3S */
63 /*
64 * MAGIC: the spinlock functions in arch/powerpc/lib/locks.c
65 * load lock_token and paca_index with a single lwz
66 * instruction. They must travel together and be properly
67 * aligned.
68 */
69 #ifdef __BIG_ENDIAN__
70 u16 lock_token; /* Constant 0x8000, used in locks */
71 u16 paca_index; /* Logical processor number */
72 #else
73 u16 paca_index; /* Logical processor number */
74 u16 lock_token; /* Constant 0x8000, used in locks */
75 #endif
76
77 u64 kernel_toc; /* Kernel TOC address */
78 u64 kernelbase; /* Base address of kernel */
79 u64 kernel_msr; /* MSR while running in kernel */
80 void *emergency_sp; /* pointer to emergency stack */
81 u64 data_offset; /* per cpu data offset */
82 s16 hw_cpu_id; /* Physical processor number */
83 u8 cpu_start; /* At startup, processor spins until */
84 /* this becomes non-zero. */
85 u8 kexec_state; /* set when kexec down has irqs off */
86 #ifdef CONFIG_PPC_STD_MMU_64
87 struct slb_shadow *slb_shadow_ptr;
88 struct dtl_entry *dispatch_log;
89 struct dtl_entry *dispatch_log_end;
90 #endif /* CONFIG_PPC_STD_MMU_64 */
91 u64 dscr_default; /* per-CPU default DSCR */
92
93 #ifdef CONFIG_PPC_STD_MMU_64
94 /*
95 * Now, starting in cacheline 2, the exception save areas
96 */
97 /* used for most interrupts/exceptions */
98 u64 exgen[13] __attribute__((aligned(0x80)));
99 u64 exmc[13]; /* used for machine checks */
100 u64 exslb[13]; /* used for SLB/segment table misses
101 * on the linear mapping */
102 /* SLB related definitions */
103 u16 vmalloc_sllp;
104 u16 slb_cache_ptr;
105 u32 slb_cache[SLB_CACHE_ENTRIES];
106 #endif /* CONFIG_PPC_STD_MMU_64 */
107
108 #ifdef CONFIG_PPC_BOOK3E
109 u64 exgen[8] __aligned(0x40);
110 /* Keep pgd in the same cacheline as the start of extlb */
111 pgd_t *pgd __aligned(0x40); /* Current PGD */
112 pgd_t *kernel_pgd; /* Kernel PGD */
113
114 /* Shared by all threads of a core -- points to tcd of first thread */
115 struct tlb_core_data *tcd_ptr;
116
117 /*
118 * We can have up to 3 levels of reentrancy in the TLB miss handler,
119 * in each of four exception levels (normal, crit, mcheck, debug).
120 */
121 u64 extlb[12][EX_TLB_SIZE / sizeof(u64)];
122 u64 exmc[8]; /* used for machine checks */
123 u64 excrit[8]; /* used for crit interrupts */
124 u64 exdbg[8]; /* used for debug interrupts */
125
126 /* Kernel stack pointers for use by special exceptions */
127 void *mc_kstack;
128 void *crit_kstack;
129 void *dbg_kstack;
130
131 struct tlb_core_data tcd;
132 #endif /* CONFIG_PPC_BOOK3E */
133
134 mm_context_t context;
135
136 /*
137 * then miscellaneous read-write fields
138 */
139 struct task_struct *__current; /* Pointer to current */
140 u64 kstack; /* Saved Kernel stack addr */
141 u64 stab_rr; /* stab/slb round-robin counter */
142 u64 saved_r1; /* r1 save for RTAS calls or PM */
143 u64 saved_msr; /* MSR saved here by enter_rtas */
144 u16 trap_save; /* Used when bad stack is encountered */
145 u8 soft_enabled; /* irq soft-enable flag */
146 u8 irq_happened; /* irq happened while soft-disabled */
147 u8 io_sync; /* writel() needs spin_unlock sync */
148 u8 irq_work_pending; /* IRQ_WORK interrupt while soft-disable */
149 u8 nap_state_lost; /* NV GPR values lost in power7_idle */
150 u64 sprg_vdso; /* Saved user-visible sprg */
151 #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
152 u64 tm_scratch; /* TM scratch area for reclaim */
153 #endif
154
155 #ifdef CONFIG_PPC_POWERNV
156 /* Per-core mask tracking idle threads and a lock bit-[L][TTTTTTTT] */
157 u32 *core_idle_state_ptr;
158 u8 thread_idle_state; /* PNV_THREAD_RUNNING/NAP/SLEEP */
159 /* Mask to indicate thread id in core */
160 u8 thread_mask;
161 /* Mask to denote subcore sibling threads */
162 u8 subcore_sibling_mask;
163 #endif
164
165 #ifdef CONFIG_PPC_BOOK3S_64
166 /* Exclusive emergency stack pointer for machine check exception. */
167 void *mc_emergency_sp;
168 /*
169 * Flag to check whether we are in machine check early handler
170 * and already using emergency stack.
171 */
172 u16 in_mce;
173 u8 hmi_event_available; /* HMI event is available */
174 #endif
175
176 /* Stuff for accurate time accounting */
177 u64 user_time; /* accumulated usermode TB ticks */
178 u64 system_time; /* accumulated system TB ticks */
179 u64 user_time_scaled; /* accumulated usermode SPURR ticks */
180 u64 starttime; /* TB value snapshot */
181 u64 starttime_user; /* TB value on exit to usermode */
182 u64 startspurr; /* SPURR value snapshot */
183 u64 utime_sspurr; /* ->user_time when ->startspurr set */
184 u64 stolen_time; /* TB ticks taken by hypervisor */
185 u64 dtl_ridx; /* read index in dispatch log */
186 struct dtl_entry *dtl_curr; /* pointer corresponding to dtl_ridx */
187
188 #ifdef CONFIG_KVM_BOOK3S_HANDLER
189 #ifdef CONFIG_KVM_BOOK3S_PR_POSSIBLE
190 /* We use this to store guest state in */
191 struct kvmppc_book3s_shadow_vcpu shadow_vcpu;
192 #endif
193 struct kvmppc_host_state kvm_hstate;
194 #endif
195 #ifdef CONFIG_PPC_BOOK3S_64
196 /*
197 * rfi fallback flush must be in its own cacheline to prevent
198 * other paca data leaking into the L1d
199 */
200 u64 exrfi[13] __aligned(0x80);
201 void *rfi_flush_fallback_area;
202 u64 l1d_flush_size;
203 #endif
204 };
205
206 extern struct paca_struct *paca;
207 extern void initialise_paca(struct paca_struct *new_paca, int cpu);
208 extern void setup_paca(struct paca_struct *new_paca);
209 extern void allocate_pacas(void);
210 extern void free_unused_pacas(void);
211
212 #else /* CONFIG_PPC64 */
213
allocate_pacas(void)214 static inline void allocate_pacas(void) { };
free_unused_pacas(void)215 static inline void free_unused_pacas(void) { };
216
217 #endif /* CONFIG_PPC64 */
218
219 #endif /* __KERNEL__ */
220 #endif /* _ASM_POWERPC_PACA_H */
221