1 /*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 1994, 1995, 1996, 1997, 2000, 2001 by Ralf Baechle
7 * Copyright (C) 2000 Silicon Graphics, Inc.
8 * Modified for further R[236]000 support by Paul M. Antoine, 1996.
9 * Kevin D. Kissell, kevink@mips.com and Carsten Langgaard, carstenl@mips.com
10 * Copyright (C) 2000, 07 MIPS Technologies, Inc.
11 * Copyright (C) 2003, 2004 Maciej W. Rozycki
12 */
13 #ifndef _ASM_MIPSREGS_H
14 #define _ASM_MIPSREGS_H
15
16 #include <linux/linkage.h>
17 #include <linux/types.h>
18 #include <asm/hazards.h>
19 #include <asm/war.h>
20
21 /*
22 * The following macros are especially useful for __asm__
23 * inline assembler.
24 */
25 #ifndef __STR
26 #define __STR(x) #x
27 #endif
28 #ifndef STR
29 #define STR(x) __STR(x)
30 #endif
31
32 /*
33 * Configure language
34 */
35 #ifdef __ASSEMBLY__
36 #define _ULCAST_
37 #else
38 #define _ULCAST_ (unsigned long)
39 #endif
40
41 /*
42 * Coprocessor 0 register names
43 */
44 #define CP0_INDEX $0
45 #define CP0_RANDOM $1
46 #define CP0_ENTRYLO0 $2
47 #define CP0_ENTRYLO1 $3
48 #define CP0_CONF $3
49 #define CP0_CONTEXT $4
50 #define CP0_PAGEMASK $5
51 #define CP0_WIRED $6
52 #define CP0_INFO $7
53 #define CP0_HWRENA $7, 0
54 #define CP0_BADVADDR $8
55 #define CP0_BADINSTR $8, 1
56 #define CP0_COUNT $9
57 #define CP0_ENTRYHI $10
58 #define CP0_COMPARE $11
59 #define CP0_STATUS $12
60 #define CP0_CAUSE $13
61 #define CP0_EPC $14
62 #define CP0_PRID $15
63 #define CP0_EBASE $15, 1
64 #define CP0_CMGCRBASE $15, 3
65 #define CP0_CONFIG $16
66 #define CP0_CONFIG3 $16, 3
67 #define CP0_CONFIG5 $16, 5
68 #define CP0_LLADDR $17
69 #define CP0_WATCHLO $18
70 #define CP0_WATCHHI $19
71 #define CP0_XCONTEXT $20
72 #define CP0_FRAMEMASK $21
73 #define CP0_DIAGNOSTIC $22
74 #define CP0_DEBUG $23
75 #define CP0_DEPC $24
76 #define CP0_PERFORMANCE $25
77 #define CP0_ECC $26
78 #define CP0_CACHEERR $27
79 #define CP0_TAGLO $28
80 #define CP0_TAGHI $29
81 #define CP0_ERROREPC $30
82 #define CP0_DESAVE $31
83
84 /*
85 * R4640/R4650 cp0 register names. These registers are listed
86 * here only for completeness; without MMU these CPUs are not useable
87 * by Linux. A future ELKS port might take make Linux run on them
88 * though ...
89 */
90 #define CP0_IBASE $0
91 #define CP0_IBOUND $1
92 #define CP0_DBASE $2
93 #define CP0_DBOUND $3
94 #define CP0_CALG $17
95 #define CP0_IWATCH $18
96 #define CP0_DWATCH $19
97
98 /*
99 * Coprocessor 0 Set 1 register names
100 */
101 #define CP0_S1_DERRADDR0 $26
102 #define CP0_S1_DERRADDR1 $27
103 #define CP0_S1_INTCONTROL $20
104
105 /*
106 * Coprocessor 0 Set 2 register names
107 */
108 #define CP0_S2_SRSCTL $12 /* MIPSR2 */
109
110 /*
111 * Coprocessor 0 Set 3 register names
112 */
113 #define CP0_S3_SRSMAP $12 /* MIPSR2 */
114
115 /*
116 * TX39 Series
117 */
118 #define CP0_TX39_CACHE $7
119
120
121 /* Generic EntryLo bit definitions */
122 #define ENTRYLO_G (_ULCAST_(1) << 0)
123 #define ENTRYLO_V (_ULCAST_(1) << 1)
124 #define ENTRYLO_D (_ULCAST_(1) << 2)
125 #define ENTRYLO_C_SHIFT 3
126 #define ENTRYLO_C (_ULCAST_(7) << ENTRYLO_C_SHIFT)
127
128 /* R3000 EntryLo bit definitions */
129 #define R3K_ENTRYLO_G (_ULCAST_(1) << 8)
130 #define R3K_ENTRYLO_V (_ULCAST_(1) << 9)
131 #define R3K_ENTRYLO_D (_ULCAST_(1) << 10)
132 #define R3K_ENTRYLO_N (_ULCAST_(1) << 11)
133
134 /* MIPS32/64 EntryLo bit definitions */
135 #define MIPS_ENTRYLO_PFN_SHIFT 6
136 #define MIPS_ENTRYLO_XI (_ULCAST_(1) << (BITS_PER_LONG - 2))
137 #define MIPS_ENTRYLO_RI (_ULCAST_(1) << (BITS_PER_LONG - 1))
138
139 /*
140 * Values for PageMask register
141 */
142 #ifdef CONFIG_CPU_VR41XX
143
144 /* Why doesn't stupidity hurt ... */
145
146 #define PM_1K 0x00000000
147 #define PM_4K 0x00001800
148 #define PM_16K 0x00007800
149 #define PM_64K 0x0001f800
150 #define PM_256K 0x0007f800
151
152 #else
153
154 #define PM_4K 0x00000000
155 #define PM_8K 0x00002000
156 #define PM_16K 0x00006000
157 #define PM_32K 0x0000e000
158 #define PM_64K 0x0001e000
159 #define PM_128K 0x0003e000
160 #define PM_256K 0x0007e000
161 #define PM_512K 0x000fe000
162 #define PM_1M 0x001fe000
163 #define PM_2M 0x003fe000
164 #define PM_4M 0x007fe000
165 #define PM_8M 0x00ffe000
166 #define PM_16M 0x01ffe000
167 #define PM_32M 0x03ffe000
168 #define PM_64M 0x07ffe000
169 #define PM_256M 0x1fffe000
170 #define PM_1G 0x7fffe000
171
172 #endif
173
174 /*
175 * Default page size for a given kernel configuration
176 */
177 #ifdef CONFIG_PAGE_SIZE_4KB
178 #define PM_DEFAULT_MASK PM_4K
179 #elif defined(CONFIG_PAGE_SIZE_8KB)
180 #define PM_DEFAULT_MASK PM_8K
181 #elif defined(CONFIG_PAGE_SIZE_16KB)
182 #define PM_DEFAULT_MASK PM_16K
183 #elif defined(CONFIG_PAGE_SIZE_32KB)
184 #define PM_DEFAULT_MASK PM_32K
185 #elif defined(CONFIG_PAGE_SIZE_64KB)
186 #define PM_DEFAULT_MASK PM_64K
187 #else
188 #error Bad page size configuration!
189 #endif
190
191 /*
192 * Default huge tlb size for a given kernel configuration
193 */
194 #ifdef CONFIG_PAGE_SIZE_4KB
195 #define PM_HUGE_MASK PM_1M
196 #elif defined(CONFIG_PAGE_SIZE_8KB)
197 #define PM_HUGE_MASK PM_4M
198 #elif defined(CONFIG_PAGE_SIZE_16KB)
199 #define PM_HUGE_MASK PM_16M
200 #elif defined(CONFIG_PAGE_SIZE_32KB)
201 #define PM_HUGE_MASK PM_64M
202 #elif defined(CONFIG_PAGE_SIZE_64KB)
203 #define PM_HUGE_MASK PM_256M
204 #elif defined(CONFIG_MIPS_HUGE_TLB_SUPPORT)
205 #error Bad page size configuration for hugetlbfs!
206 #endif
207
208 /*
209 * Values used for computation of new tlb entries
210 */
211 #define PL_4K 12
212 #define PL_16K 14
213 #define PL_64K 16
214 #define PL_256K 18
215 #define PL_1M 20
216 #define PL_4M 22
217 #define PL_16M 24
218 #define PL_64M 26
219 #define PL_256M 28
220
221 /*
222 * PageGrain bits
223 */
224 #define PG_RIE (_ULCAST_(1) << 31)
225 #define PG_XIE (_ULCAST_(1) << 30)
226 #define PG_ELPA (_ULCAST_(1) << 29)
227 #define PG_ESP (_ULCAST_(1) << 28)
228 #define PG_IEC (_ULCAST_(1) << 27)
229
230 /* MIPS32/64 EntryHI bit definitions */
231 #define MIPS_ENTRYHI_EHINV (_ULCAST_(1) << 10)
232
233 /*
234 * R4x00 interrupt enable / cause bits
235 */
236 #define IE_SW0 (_ULCAST_(1) << 8)
237 #define IE_SW1 (_ULCAST_(1) << 9)
238 #define IE_IRQ0 (_ULCAST_(1) << 10)
239 #define IE_IRQ1 (_ULCAST_(1) << 11)
240 #define IE_IRQ2 (_ULCAST_(1) << 12)
241 #define IE_IRQ3 (_ULCAST_(1) << 13)
242 #define IE_IRQ4 (_ULCAST_(1) << 14)
243 #define IE_IRQ5 (_ULCAST_(1) << 15)
244
245 /*
246 * R4x00 interrupt cause bits
247 */
248 #define C_SW0 (_ULCAST_(1) << 8)
249 #define C_SW1 (_ULCAST_(1) << 9)
250 #define C_IRQ0 (_ULCAST_(1) << 10)
251 #define C_IRQ1 (_ULCAST_(1) << 11)
252 #define C_IRQ2 (_ULCAST_(1) << 12)
253 #define C_IRQ3 (_ULCAST_(1) << 13)
254 #define C_IRQ4 (_ULCAST_(1) << 14)
255 #define C_IRQ5 (_ULCAST_(1) << 15)
256
257 /*
258 * Bitfields in the R4xx0 cp0 status register
259 */
260 #define ST0_IE 0x00000001
261 #define ST0_EXL 0x00000002
262 #define ST0_ERL 0x00000004
263 #define ST0_KSU 0x00000018
264 # define KSU_USER 0x00000010
265 # define KSU_SUPERVISOR 0x00000008
266 # define KSU_KERNEL 0x00000000
267 #define ST0_UX 0x00000020
268 #define ST0_SX 0x00000040
269 #define ST0_KX 0x00000080
270 #define ST0_DE 0x00010000
271 #define ST0_CE 0x00020000
272
273 /*
274 * Setting c0_status.co enables Hit_Writeback and Hit_Writeback_Invalidate
275 * cacheops in userspace. This bit exists only on RM7000 and RM9000
276 * processors.
277 */
278 #define ST0_CO 0x08000000
279
280 /*
281 * Bitfields in the R[23]000 cp0 status register.
282 */
283 #define ST0_IEC 0x00000001
284 #define ST0_KUC 0x00000002
285 #define ST0_IEP 0x00000004
286 #define ST0_KUP 0x00000008
287 #define ST0_IEO 0x00000010
288 #define ST0_KUO 0x00000020
289 /* bits 6 & 7 are reserved on R[23]000 */
290 #define ST0_ISC 0x00010000
291 #define ST0_SWC 0x00020000
292 #define ST0_CM 0x00080000
293
294 /*
295 * Bits specific to the R4640/R4650
296 */
297 #define ST0_UM (_ULCAST_(1) << 4)
298 #define ST0_IL (_ULCAST_(1) << 23)
299 #define ST0_DL (_ULCAST_(1) << 24)
300
301 /*
302 * Enable the MIPS MDMX and DSP ASEs
303 */
304 #define ST0_MX 0x01000000
305
306 /*
307 * Status register bits available in all MIPS CPUs.
308 */
309 #define ST0_IM 0x0000ff00
310 #define STATUSB_IP0 8
311 #define STATUSF_IP0 (_ULCAST_(1) << 8)
312 #define STATUSB_IP1 9
313 #define STATUSF_IP1 (_ULCAST_(1) << 9)
314 #define STATUSB_IP2 10
315 #define STATUSF_IP2 (_ULCAST_(1) << 10)
316 #define STATUSB_IP3 11
317 #define STATUSF_IP3 (_ULCAST_(1) << 11)
318 #define STATUSB_IP4 12
319 #define STATUSF_IP4 (_ULCAST_(1) << 12)
320 #define STATUSB_IP5 13
321 #define STATUSF_IP5 (_ULCAST_(1) << 13)
322 #define STATUSB_IP6 14
323 #define STATUSF_IP6 (_ULCAST_(1) << 14)
324 #define STATUSB_IP7 15
325 #define STATUSF_IP7 (_ULCAST_(1) << 15)
326 #define STATUSB_IP8 0
327 #define STATUSF_IP8 (_ULCAST_(1) << 0)
328 #define STATUSB_IP9 1
329 #define STATUSF_IP9 (_ULCAST_(1) << 1)
330 #define STATUSB_IP10 2
331 #define STATUSF_IP10 (_ULCAST_(1) << 2)
332 #define STATUSB_IP11 3
333 #define STATUSF_IP11 (_ULCAST_(1) << 3)
334 #define STATUSB_IP12 4
335 #define STATUSF_IP12 (_ULCAST_(1) << 4)
336 #define STATUSB_IP13 5
337 #define STATUSF_IP13 (_ULCAST_(1) << 5)
338 #define STATUSB_IP14 6
339 #define STATUSF_IP14 (_ULCAST_(1) << 6)
340 #define STATUSB_IP15 7
341 #define STATUSF_IP15 (_ULCAST_(1) << 7)
342 #define ST0_CH 0x00040000
343 #define ST0_NMI 0x00080000
344 #define ST0_SR 0x00100000
345 #define ST0_TS 0x00200000
346 #define ST0_BEV 0x00400000
347 #define ST0_RE 0x02000000
348 #define ST0_FR 0x04000000
349 #define ST0_CU 0xf0000000
350 #define ST0_CU0 0x10000000
351 #define ST0_CU1 0x20000000
352 #define ST0_CU2 0x40000000
353 #define ST0_CU3 0x80000000
354 #define ST0_XX 0x80000000 /* MIPS IV naming */
355
356 /*
357 * Bitfields and bit numbers in the coprocessor 0 IntCtl register. (MIPSR2)
358 */
359 #define INTCTLB_IPFDC 23
360 #define INTCTLF_IPFDC (_ULCAST_(7) << INTCTLB_IPFDC)
361 #define INTCTLB_IPPCI 26
362 #define INTCTLF_IPPCI (_ULCAST_(7) << INTCTLB_IPPCI)
363 #define INTCTLB_IPTI 29
364 #define INTCTLF_IPTI (_ULCAST_(7) << INTCTLB_IPTI)
365
366 /*
367 * Bitfields and bit numbers in the coprocessor 0 cause register.
368 *
369 * Refer to your MIPS R4xx0 manual, chapter 5 for explanation.
370 */
371 #define CAUSEB_EXCCODE 2
372 #define CAUSEF_EXCCODE (_ULCAST_(31) << 2)
373 #define CAUSEB_IP 8
374 #define CAUSEF_IP (_ULCAST_(255) << 8)
375 #define CAUSEB_IP0 8
376 #define CAUSEF_IP0 (_ULCAST_(1) << 8)
377 #define CAUSEB_IP1 9
378 #define CAUSEF_IP1 (_ULCAST_(1) << 9)
379 #define CAUSEB_IP2 10
380 #define CAUSEF_IP2 (_ULCAST_(1) << 10)
381 #define CAUSEB_IP3 11
382 #define CAUSEF_IP3 (_ULCAST_(1) << 11)
383 #define CAUSEB_IP4 12
384 #define CAUSEF_IP4 (_ULCAST_(1) << 12)
385 #define CAUSEB_IP5 13
386 #define CAUSEF_IP5 (_ULCAST_(1) << 13)
387 #define CAUSEB_IP6 14
388 #define CAUSEF_IP6 (_ULCAST_(1) << 14)
389 #define CAUSEB_IP7 15
390 #define CAUSEF_IP7 (_ULCAST_(1) << 15)
391 #define CAUSEB_FDCI 21
392 #define CAUSEF_FDCI (_ULCAST_(1) << 21)
393 #define CAUSEB_IV 23
394 #define CAUSEF_IV (_ULCAST_(1) << 23)
395 #define CAUSEB_PCI 26
396 #define CAUSEF_PCI (_ULCAST_(1) << 26)
397 #define CAUSEB_CE 28
398 #define CAUSEF_CE (_ULCAST_(3) << 28)
399 #define CAUSEB_TI 30
400 #define CAUSEF_TI (_ULCAST_(1) << 30)
401 #define CAUSEB_BD 31
402 #define CAUSEF_BD (_ULCAST_(1) << 31)
403
404 /*
405 * Bits in the coprocessor 0 config register.
406 */
407 /* Generic bits. */
408 #define CONF_CM_CACHABLE_NO_WA 0
409 #define CONF_CM_CACHABLE_WA 1
410 #define CONF_CM_UNCACHED 2
411 #define CONF_CM_CACHABLE_NONCOHERENT 3
412 #define CONF_CM_CACHABLE_CE 4
413 #define CONF_CM_CACHABLE_COW 5
414 #define CONF_CM_CACHABLE_CUW 6
415 #define CONF_CM_CACHABLE_ACCELERATED 7
416 #define CONF_CM_CMASK 7
417 #define CONF_BE (_ULCAST_(1) << 15)
418
419 /* Bits common to various processors. */
420 #define CONF_CU (_ULCAST_(1) << 3)
421 #define CONF_DB (_ULCAST_(1) << 4)
422 #define CONF_IB (_ULCAST_(1) << 5)
423 #define CONF_DC (_ULCAST_(7) << 6)
424 #define CONF_IC (_ULCAST_(7) << 9)
425 #define CONF_EB (_ULCAST_(1) << 13)
426 #define CONF_EM (_ULCAST_(1) << 14)
427 #define CONF_SM (_ULCAST_(1) << 16)
428 #define CONF_SC (_ULCAST_(1) << 17)
429 #define CONF_EW (_ULCAST_(3) << 18)
430 #define CONF_EP (_ULCAST_(15)<< 24)
431 #define CONF_EC (_ULCAST_(7) << 28)
432 #define CONF_CM (_ULCAST_(1) << 31)
433
434 /* Bits specific to the R4xx0. */
435 #define R4K_CONF_SW (_ULCAST_(1) << 20)
436 #define R4K_CONF_SS (_ULCAST_(1) << 21)
437 #define R4K_CONF_SB (_ULCAST_(3) << 22)
438
439 /* Bits specific to the R5000. */
440 #define R5K_CONF_SE (_ULCAST_(1) << 12)
441 #define R5K_CONF_SS (_ULCAST_(3) << 20)
442
443 /* Bits specific to the RM7000. */
444 #define RM7K_CONF_SE (_ULCAST_(1) << 3)
445 #define RM7K_CONF_TE (_ULCAST_(1) << 12)
446 #define RM7K_CONF_CLK (_ULCAST_(1) << 16)
447 #define RM7K_CONF_TC (_ULCAST_(1) << 17)
448 #define RM7K_CONF_SI (_ULCAST_(3) << 20)
449 #define RM7K_CONF_SC (_ULCAST_(1) << 31)
450
451 /* Bits specific to the R10000. */
452 #define R10K_CONF_DN (_ULCAST_(3) << 3)
453 #define R10K_CONF_CT (_ULCAST_(1) << 5)
454 #define R10K_CONF_PE (_ULCAST_(1) << 6)
455 #define R10K_CONF_PM (_ULCAST_(3) << 7)
456 #define R10K_CONF_EC (_ULCAST_(15)<< 9)
457 #define R10K_CONF_SB (_ULCAST_(1) << 13)
458 #define R10K_CONF_SK (_ULCAST_(1) << 14)
459 #define R10K_CONF_SS (_ULCAST_(7) << 16)
460 #define R10K_CONF_SC (_ULCAST_(7) << 19)
461 #define R10K_CONF_DC (_ULCAST_(7) << 26)
462 #define R10K_CONF_IC (_ULCAST_(7) << 29)
463
464 /* Bits specific to the VR41xx. */
465 #define VR41_CONF_CS (_ULCAST_(1) << 12)
466 #define VR41_CONF_P4K (_ULCAST_(1) << 13)
467 #define VR41_CONF_BP (_ULCAST_(1) << 16)
468 #define VR41_CONF_M16 (_ULCAST_(1) << 20)
469 #define VR41_CONF_AD (_ULCAST_(1) << 23)
470
471 /* Bits specific to the R30xx. */
472 #define R30XX_CONF_FDM (_ULCAST_(1) << 19)
473 #define R30XX_CONF_REV (_ULCAST_(1) << 22)
474 #define R30XX_CONF_AC (_ULCAST_(1) << 23)
475 #define R30XX_CONF_RF (_ULCAST_(1) << 24)
476 #define R30XX_CONF_HALT (_ULCAST_(1) << 25)
477 #define R30XX_CONF_FPINT (_ULCAST_(7) << 26)
478 #define R30XX_CONF_DBR (_ULCAST_(1) << 29)
479 #define R30XX_CONF_SB (_ULCAST_(1) << 30)
480 #define R30XX_CONF_LOCK (_ULCAST_(1) << 31)
481
482 /* Bits specific to the TX49. */
483 #define TX49_CONF_DC (_ULCAST_(1) << 16)
484 #define TX49_CONF_IC (_ULCAST_(1) << 17) /* conflict with CONF_SC */
485 #define TX49_CONF_HALT (_ULCAST_(1) << 18)
486 #define TX49_CONF_CWFON (_ULCAST_(1) << 27)
487
488 /* Bits specific to the MIPS32/64 PRA. */
489 #define MIPS_CONF_MT (_ULCAST_(7) << 7)
490 #define MIPS_CONF_MT_TLB (_ULCAST_(1) << 7)
491 #define MIPS_CONF_MT_FTLB (_ULCAST_(4) << 7)
492 #define MIPS_CONF_AR (_ULCAST_(7) << 10)
493 #define MIPS_CONF_AT (_ULCAST_(3) << 13)
494 #define MIPS_CONF_M (_ULCAST_(1) << 31)
495
496 /*
497 * Bits in the MIPS32/64 PRA coprocessor 0 config registers 1 and above.
498 */
499 #define MIPS_CONF1_FP (_ULCAST_(1) << 0)
500 #define MIPS_CONF1_EP (_ULCAST_(1) << 1)
501 #define MIPS_CONF1_CA (_ULCAST_(1) << 2)
502 #define MIPS_CONF1_WR (_ULCAST_(1) << 3)
503 #define MIPS_CONF1_PC (_ULCAST_(1) << 4)
504 #define MIPS_CONF1_MD (_ULCAST_(1) << 5)
505 #define MIPS_CONF1_C2 (_ULCAST_(1) << 6)
506 #define MIPS_CONF1_DA_SHF 7
507 #define MIPS_CONF1_DA_SZ 3
508 #define MIPS_CONF1_DA (_ULCAST_(7) << 7)
509 #define MIPS_CONF1_DL_SHF 10
510 #define MIPS_CONF1_DL_SZ 3
511 #define MIPS_CONF1_DL (_ULCAST_(7) << 10)
512 #define MIPS_CONF1_DS_SHF 13
513 #define MIPS_CONF1_DS_SZ 3
514 #define MIPS_CONF1_DS (_ULCAST_(7) << 13)
515 #define MIPS_CONF1_IA_SHF 16
516 #define MIPS_CONF1_IA_SZ 3
517 #define MIPS_CONF1_IA (_ULCAST_(7) << 16)
518 #define MIPS_CONF1_IL_SHF 19
519 #define MIPS_CONF1_IL_SZ 3
520 #define MIPS_CONF1_IL (_ULCAST_(7) << 19)
521 #define MIPS_CONF1_IS_SHF 22
522 #define MIPS_CONF1_IS_SZ 3
523 #define MIPS_CONF1_IS (_ULCAST_(7) << 22)
524 #define MIPS_CONF1_TLBS_SHIFT (25)
525 #define MIPS_CONF1_TLBS_SIZE (6)
526 #define MIPS_CONF1_TLBS (_ULCAST_(63) << MIPS_CONF1_TLBS_SHIFT)
527
528 #define MIPS_CONF2_SA (_ULCAST_(15)<< 0)
529 #define MIPS_CONF2_SL (_ULCAST_(15)<< 4)
530 #define MIPS_CONF2_SS (_ULCAST_(15)<< 8)
531 #define MIPS_CONF2_SU (_ULCAST_(15)<< 12)
532 #define MIPS_CONF2_TA (_ULCAST_(15)<< 16)
533 #define MIPS_CONF2_TL (_ULCAST_(15)<< 20)
534 #define MIPS_CONF2_TS (_ULCAST_(15)<< 24)
535 #define MIPS_CONF2_TU (_ULCAST_(7) << 28)
536
537 #define MIPS_CONF3_TL (_ULCAST_(1) << 0)
538 #define MIPS_CONF3_SM (_ULCAST_(1) << 1)
539 #define MIPS_CONF3_MT (_ULCAST_(1) << 2)
540 #define MIPS_CONF3_CDMM (_ULCAST_(1) << 3)
541 #define MIPS_CONF3_SP (_ULCAST_(1) << 4)
542 #define MIPS_CONF3_VINT (_ULCAST_(1) << 5)
543 #define MIPS_CONF3_VEIC (_ULCAST_(1) << 6)
544 #define MIPS_CONF3_LPA (_ULCAST_(1) << 7)
545 #define MIPS_CONF3_ITL (_ULCAST_(1) << 8)
546 #define MIPS_CONF3_CTXTC (_ULCAST_(1) << 9)
547 #define MIPS_CONF3_DSP (_ULCAST_(1) << 10)
548 #define MIPS_CONF3_DSP2P (_ULCAST_(1) << 11)
549 #define MIPS_CONF3_RXI (_ULCAST_(1) << 12)
550 #define MIPS_CONF3_ULRI (_ULCAST_(1) << 13)
551 #define MIPS_CONF3_ISA (_ULCAST_(3) << 14)
552 #define MIPS_CONF3_ISA_OE (_ULCAST_(1) << 16)
553 #define MIPS_CONF3_MCU (_ULCAST_(1) << 17)
554 #define MIPS_CONF3_MMAR (_ULCAST_(7) << 18)
555 #define MIPS_CONF3_IPLW (_ULCAST_(3) << 21)
556 #define MIPS_CONF3_VZ (_ULCAST_(1) << 23)
557 #define MIPS_CONF3_PW (_ULCAST_(1) << 24)
558 #define MIPS_CONF3_SC (_ULCAST_(1) << 25)
559 #define MIPS_CONF3_BI (_ULCAST_(1) << 26)
560 #define MIPS_CONF3_BP (_ULCAST_(1) << 27)
561 #define MIPS_CONF3_MSA (_ULCAST_(1) << 28)
562 #define MIPS_CONF3_CMGCR (_ULCAST_(1) << 29)
563 #define MIPS_CONF3_BPG (_ULCAST_(1) << 30)
564
565 #define MIPS_CONF4_MMUSIZEEXT_SHIFT (0)
566 #define MIPS_CONF4_MMUSIZEEXT (_ULCAST_(255) << 0)
567 #define MIPS_CONF4_FTLBSETS_SHIFT (0)
568 #define MIPS_CONF4_FTLBSETS (_ULCAST_(15) << MIPS_CONF4_FTLBSETS_SHIFT)
569 #define MIPS_CONF4_FTLBWAYS_SHIFT (4)
570 #define MIPS_CONF4_FTLBWAYS (_ULCAST_(15) << MIPS_CONF4_FTLBWAYS_SHIFT)
571 #define MIPS_CONF4_FTLBPAGESIZE_SHIFT (8)
572 /* bits 10:8 in FTLB-only configurations */
573 #define MIPS_CONF4_FTLBPAGESIZE (_ULCAST_(7) << MIPS_CONF4_FTLBPAGESIZE_SHIFT)
574 /* bits 12:8 in VTLB-FTLB only configurations */
575 #define MIPS_CONF4_VFTLBPAGESIZE (_ULCAST_(31) << MIPS_CONF4_FTLBPAGESIZE_SHIFT)
576 #define MIPS_CONF4_MMUEXTDEF (_ULCAST_(3) << 14)
577 #define MIPS_CONF4_MMUEXTDEF_MMUSIZEEXT (_ULCAST_(1) << 14)
578 #define MIPS_CONF4_MMUEXTDEF_FTLBSIZEEXT (_ULCAST_(2) << 14)
579 #define MIPS_CONF4_MMUEXTDEF_VTLBSIZEEXT (_ULCAST_(3) << 14)
580 #define MIPS_CONF4_KSCREXIST (_ULCAST_(255) << 16)
581 #define MIPS_CONF4_VTLBSIZEEXT_SHIFT (24)
582 #define MIPS_CONF4_VTLBSIZEEXT (_ULCAST_(15) << MIPS_CONF4_VTLBSIZEEXT_SHIFT)
583 #define MIPS_CONF4_AE (_ULCAST_(1) << 28)
584 #define MIPS_CONF4_IE (_ULCAST_(3) << 29)
585 #define MIPS_CONF4_TLBINV (_ULCAST_(2) << 29)
586
587 #define MIPS_CONF5_NF (_ULCAST_(1) << 0)
588 #define MIPS_CONF5_UFR (_ULCAST_(1) << 2)
589 #define MIPS_CONF5_MRP (_ULCAST_(1) << 3)
590 #define MIPS_CONF5_LLB (_ULCAST_(1) << 4)
591 #define MIPS_CONF5_MVH (_ULCAST_(1) << 5)
592 #define MIPS_CONF5_VP (_ULCAST_(1) << 7)
593 #define MIPS_CONF5_FRE (_ULCAST_(1) << 8)
594 #define MIPS_CONF5_UFE (_ULCAST_(1) << 9)
595 #define MIPS_CONF5_MSAEN (_ULCAST_(1) << 27)
596 #define MIPS_CONF5_EVA (_ULCAST_(1) << 28)
597 #define MIPS_CONF5_CV (_ULCAST_(1) << 29)
598 #define MIPS_CONF5_K (_ULCAST_(1) << 30)
599
600 #define MIPS_CONF6_SYND (_ULCAST_(1) << 13)
601 /* proAptiv FTLB on/off bit */
602 #define MIPS_CONF6_FTLBEN (_ULCAST_(1) << 15)
603 /* FTLB probability bits */
604 #define MIPS_CONF6_FTLBP_SHIFT (16)
605
606 #define MIPS_CONF7_WII (_ULCAST_(1) << 31)
607
608 #define MIPS_CONF7_RPS (_ULCAST_(1) << 2)
609
610 #define MIPS_CONF7_IAR (_ULCAST_(1) << 10)
611 #define MIPS_CONF7_AR (_ULCAST_(1) << 16)
612 /* FTLB probability bits for R6 */
613 #define MIPS_CONF7_FTLBP_SHIFT (18)
614
615 /* MAAR bit definitions */
616 #define MIPS_MAAR_ADDR ((BIT_ULL(BITS_PER_LONG - 12) - 1) << 12)
617 #define MIPS_MAAR_ADDR_SHIFT 12
618 #define MIPS_MAAR_S (_ULCAST_(1) << 1)
619 #define MIPS_MAAR_V (_ULCAST_(1) << 0)
620
621 /* CMGCRBase bit definitions */
622 #define MIPS_CMGCRB_BASE 11
623 #define MIPS_CMGCRF_BASE (~_ULCAST_((1 << MIPS_CMGCRB_BASE) - 1))
624
625 /*
626 * Bits in the MIPS32 Memory Segmentation registers.
627 */
628 #define MIPS_SEGCFG_PA_SHIFT 9
629 #define MIPS_SEGCFG_PA (_ULCAST_(127) << MIPS_SEGCFG_PA_SHIFT)
630 #define MIPS_SEGCFG_AM_SHIFT 4
631 #define MIPS_SEGCFG_AM (_ULCAST_(7) << MIPS_SEGCFG_AM_SHIFT)
632 #define MIPS_SEGCFG_EU_SHIFT 3
633 #define MIPS_SEGCFG_EU (_ULCAST_(1) << MIPS_SEGCFG_EU_SHIFT)
634 #define MIPS_SEGCFG_C_SHIFT 0
635 #define MIPS_SEGCFG_C (_ULCAST_(7) << MIPS_SEGCFG_C_SHIFT)
636
637 #define MIPS_SEGCFG_UUSK _ULCAST_(7)
638 #define MIPS_SEGCFG_USK _ULCAST_(5)
639 #define MIPS_SEGCFG_MUSUK _ULCAST_(4)
640 #define MIPS_SEGCFG_MUSK _ULCAST_(3)
641 #define MIPS_SEGCFG_MSK _ULCAST_(2)
642 #define MIPS_SEGCFG_MK _ULCAST_(1)
643 #define MIPS_SEGCFG_UK _ULCAST_(0)
644
645 #define MIPS_PWFIELD_GDI_SHIFT 24
646 #define MIPS_PWFIELD_GDI_MASK 0x3f000000
647 #define MIPS_PWFIELD_UDI_SHIFT 18
648 #define MIPS_PWFIELD_UDI_MASK 0x00fc0000
649 #define MIPS_PWFIELD_MDI_SHIFT 12
650 #define MIPS_PWFIELD_MDI_MASK 0x0003f000
651 #define MIPS_PWFIELD_PTI_SHIFT 6
652 #define MIPS_PWFIELD_PTI_MASK 0x00000fc0
653 #define MIPS_PWFIELD_PTEI_SHIFT 0
654 #define MIPS_PWFIELD_PTEI_MASK 0x0000003f
655
656 #define MIPS_PWSIZE_GDW_SHIFT 24
657 #define MIPS_PWSIZE_GDW_MASK 0x3f000000
658 #define MIPS_PWSIZE_UDW_SHIFT 18
659 #define MIPS_PWSIZE_UDW_MASK 0x00fc0000
660 #define MIPS_PWSIZE_MDW_SHIFT 12
661 #define MIPS_PWSIZE_MDW_MASK 0x0003f000
662 #define MIPS_PWSIZE_PTW_SHIFT 6
663 #define MIPS_PWSIZE_PTW_MASK 0x00000fc0
664 #define MIPS_PWSIZE_PTEW_SHIFT 0
665 #define MIPS_PWSIZE_PTEW_MASK 0x0000003f
666
667 #define MIPS_PWCTL_PWEN_SHIFT 31
668 #define MIPS_PWCTL_PWEN_MASK 0x80000000
669 #define MIPS_PWCTL_DPH_SHIFT 7
670 #define MIPS_PWCTL_DPH_MASK 0x00000080
671 #define MIPS_PWCTL_HUGEPG_SHIFT 6
672 #define MIPS_PWCTL_HUGEPG_MASK 0x00000060
673 #define MIPS_PWCTL_PSN_SHIFT 0
674 #define MIPS_PWCTL_PSN_MASK 0x0000003f
675
676 /* CDMMBase register bit definitions */
677 #define MIPS_CDMMBASE_SIZE_SHIFT 0
678 #define MIPS_CDMMBASE_SIZE (_ULCAST_(511) << MIPS_CDMMBASE_SIZE_SHIFT)
679 #define MIPS_CDMMBASE_CI (_ULCAST_(1) << 9)
680 #define MIPS_CDMMBASE_EN (_ULCAST_(1) << 10)
681 #define MIPS_CDMMBASE_ADDR_SHIFT 11
682 #define MIPS_CDMMBASE_ADDR_START 15
683
684 /*
685 * Bitfields in the TX39 family CP0 Configuration Register 3
686 */
687 #define TX39_CONF_ICS_SHIFT 19
688 #define TX39_CONF_ICS_MASK 0x00380000
689 #define TX39_CONF_ICS_1KB 0x00000000
690 #define TX39_CONF_ICS_2KB 0x00080000
691 #define TX39_CONF_ICS_4KB 0x00100000
692 #define TX39_CONF_ICS_8KB 0x00180000
693 #define TX39_CONF_ICS_16KB 0x00200000
694
695 #define TX39_CONF_DCS_SHIFT 16
696 #define TX39_CONF_DCS_MASK 0x00070000
697 #define TX39_CONF_DCS_1KB 0x00000000
698 #define TX39_CONF_DCS_2KB 0x00010000
699 #define TX39_CONF_DCS_4KB 0x00020000
700 #define TX39_CONF_DCS_8KB 0x00030000
701 #define TX39_CONF_DCS_16KB 0x00040000
702
703 #define TX39_CONF_CWFON 0x00004000
704 #define TX39_CONF_WBON 0x00002000
705 #define TX39_CONF_RF_SHIFT 10
706 #define TX39_CONF_RF_MASK 0x00000c00
707 #define TX39_CONF_DOZE 0x00000200
708 #define TX39_CONF_HALT 0x00000100
709 #define TX39_CONF_LOCK 0x00000080
710 #define TX39_CONF_ICE 0x00000020
711 #define TX39_CONF_DCE 0x00000010
712 #define TX39_CONF_IRSIZE_SHIFT 2
713 #define TX39_CONF_IRSIZE_MASK 0x0000000c
714 #define TX39_CONF_DRSIZE_SHIFT 0
715 #define TX39_CONF_DRSIZE_MASK 0x00000003
716
717 /*
718 * Interesting Bits in the R10K CP0 Branch Diagnostic Register
719 */
720 /* Disable Branch Target Address Cache */
721 #define R10K_DIAG_D_BTAC (_ULCAST_(1) << 27)
722 /* Enable Branch Prediction Global History */
723 #define R10K_DIAG_E_GHIST (_ULCAST_(1) << 26)
724 /* Disable Branch Return Cache */
725 #define R10K_DIAG_D_BRC (_ULCAST_(1) << 22)
726
727 /*
728 * Coprocessor 1 (FPU) register names
729 */
730 #define CP1_REVISION $0
731 #define CP1_UFR $1
732 #define CP1_UNFR $4
733 #define CP1_FCCR $25
734 #define CP1_FEXR $26
735 #define CP1_FENR $28
736 #define CP1_STATUS $31
737
738
739 /*
740 * Bits in the MIPS32/64 coprocessor 1 (FPU) revision register.
741 */
742 #define MIPS_FPIR_S (_ULCAST_(1) << 16)
743 #define MIPS_FPIR_D (_ULCAST_(1) << 17)
744 #define MIPS_FPIR_PS (_ULCAST_(1) << 18)
745 #define MIPS_FPIR_3D (_ULCAST_(1) << 19)
746 #define MIPS_FPIR_W (_ULCAST_(1) << 20)
747 #define MIPS_FPIR_L (_ULCAST_(1) << 21)
748 #define MIPS_FPIR_F64 (_ULCAST_(1) << 22)
749 #define MIPS_FPIR_HAS2008 (_ULCAST_(1) << 23)
750 #define MIPS_FPIR_UFRP (_ULCAST_(1) << 28)
751 #define MIPS_FPIR_FREP (_ULCAST_(1) << 29)
752
753 /*
754 * Bits in the MIPS32/64 coprocessor 1 (FPU) condition codes register.
755 */
756 #define MIPS_FCCR_CONDX_S 0
757 #define MIPS_FCCR_CONDX (_ULCAST_(255) << MIPS_FCCR_CONDX_S)
758 #define MIPS_FCCR_COND0_S 0
759 #define MIPS_FCCR_COND0 (_ULCAST_(1) << MIPS_FCCR_COND0_S)
760 #define MIPS_FCCR_COND1_S 1
761 #define MIPS_FCCR_COND1 (_ULCAST_(1) << MIPS_FCCR_COND1_S)
762 #define MIPS_FCCR_COND2_S 2
763 #define MIPS_FCCR_COND2 (_ULCAST_(1) << MIPS_FCCR_COND2_S)
764 #define MIPS_FCCR_COND3_S 3
765 #define MIPS_FCCR_COND3 (_ULCAST_(1) << MIPS_FCCR_COND3_S)
766 #define MIPS_FCCR_COND4_S 4
767 #define MIPS_FCCR_COND4 (_ULCAST_(1) << MIPS_FCCR_COND4_S)
768 #define MIPS_FCCR_COND5_S 5
769 #define MIPS_FCCR_COND5 (_ULCAST_(1) << MIPS_FCCR_COND5_S)
770 #define MIPS_FCCR_COND6_S 6
771 #define MIPS_FCCR_COND6 (_ULCAST_(1) << MIPS_FCCR_COND6_S)
772 #define MIPS_FCCR_COND7_S 7
773 #define MIPS_FCCR_COND7 (_ULCAST_(1) << MIPS_FCCR_COND7_S)
774
775 /*
776 * Bits in the MIPS32/64 coprocessor 1 (FPU) enables register.
777 */
778 #define MIPS_FENR_FS_S 2
779 #define MIPS_FENR_FS (_ULCAST_(1) << MIPS_FENR_FS_S)
780
781 /*
782 * FPU Status Register Values
783 */
784 #define FPU_CSR_COND_S 23 /* $fcc0 */
785 #define FPU_CSR_COND (_ULCAST_(1) << FPU_CSR_COND_S)
786
787 #define FPU_CSR_FS_S 24 /* flush denormalised results to 0 */
788 #define FPU_CSR_FS (_ULCAST_(1) << FPU_CSR_FS_S)
789
790 #define FPU_CSR_CONDX_S 25 /* $fcc[7:1] */
791 #define FPU_CSR_CONDX (_ULCAST_(127) << FPU_CSR_CONDX_S)
792 #define FPU_CSR_COND1_S 25 /* $fcc1 */
793 #define FPU_CSR_COND1 (_ULCAST_(1) << FPU_CSR_COND1_S)
794 #define FPU_CSR_COND2_S 26 /* $fcc2 */
795 #define FPU_CSR_COND2 (_ULCAST_(1) << FPU_CSR_COND2_S)
796 #define FPU_CSR_COND3_S 27 /* $fcc3 */
797 #define FPU_CSR_COND3 (_ULCAST_(1) << FPU_CSR_COND3_S)
798 #define FPU_CSR_COND4_S 28 /* $fcc4 */
799 #define FPU_CSR_COND4 (_ULCAST_(1) << FPU_CSR_COND4_S)
800 #define FPU_CSR_COND5_S 29 /* $fcc5 */
801 #define FPU_CSR_COND5 (_ULCAST_(1) << FPU_CSR_COND5_S)
802 #define FPU_CSR_COND6_S 30 /* $fcc6 */
803 #define FPU_CSR_COND6 (_ULCAST_(1) << FPU_CSR_COND6_S)
804 #define FPU_CSR_COND7_S 31 /* $fcc7 */
805 #define FPU_CSR_COND7 (_ULCAST_(1) << FPU_CSR_COND7_S)
806
807 /*
808 * Bits 22:20 of the FPU Status Register will be read as 0,
809 * and should be written as zero.
810 */
811 #define FPU_CSR_RSVD (_ULCAST_(7) << 20)
812
813 #define FPU_CSR_ABS2008 (_ULCAST_(1) << 19)
814 #define FPU_CSR_NAN2008 (_ULCAST_(1) << 18)
815
816 /*
817 * X the exception cause indicator
818 * E the exception enable
819 * S the sticky/flag bit
820 */
821 #define FPU_CSR_ALL_X 0x0003f000
822 #define FPU_CSR_UNI_X 0x00020000
823 #define FPU_CSR_INV_X 0x00010000
824 #define FPU_CSR_DIV_X 0x00008000
825 #define FPU_CSR_OVF_X 0x00004000
826 #define FPU_CSR_UDF_X 0x00002000
827 #define FPU_CSR_INE_X 0x00001000
828
829 #define FPU_CSR_ALL_E 0x00000f80
830 #define FPU_CSR_INV_E 0x00000800
831 #define FPU_CSR_DIV_E 0x00000400
832 #define FPU_CSR_OVF_E 0x00000200
833 #define FPU_CSR_UDF_E 0x00000100
834 #define FPU_CSR_INE_E 0x00000080
835
836 #define FPU_CSR_ALL_S 0x0000007c
837 #define FPU_CSR_INV_S 0x00000040
838 #define FPU_CSR_DIV_S 0x00000020
839 #define FPU_CSR_OVF_S 0x00000010
840 #define FPU_CSR_UDF_S 0x00000008
841 #define FPU_CSR_INE_S 0x00000004
842
843 /* Bits 0 and 1 of FPU Status Register specify the rounding mode */
844 #define FPU_CSR_RM 0x00000003
845 #define FPU_CSR_RN 0x0 /* nearest */
846 #define FPU_CSR_RZ 0x1 /* towards zero */
847 #define FPU_CSR_RU 0x2 /* towards +Infinity */
848 #define FPU_CSR_RD 0x3 /* towards -Infinity */
849
850
851 #ifndef __ASSEMBLY__
852
853 /*
854 * Macros for handling the ISA mode bit for MIPS16 and microMIPS.
855 */
856 #if defined(CONFIG_SYS_SUPPORTS_MIPS16) || \
857 defined(CONFIG_SYS_SUPPORTS_MICROMIPS)
858 #define get_isa16_mode(x) ((x) & 0x1)
859 #define msk_isa16_mode(x) ((x) & ~0x1)
860 #define set_isa16_mode(x) do { (x) |= 0x1; } while(0)
861 #else
862 #define get_isa16_mode(x) 0
863 #define msk_isa16_mode(x) (x)
864 #define set_isa16_mode(x) do { } while(0)
865 #endif
866
867 /*
868 * microMIPS instructions can be 16-bit or 32-bit in length. This
869 * returns a 1 if the instruction is 16-bit and a 0 if 32-bit.
870 */
mm_insn_16bit(u16 insn)871 static inline int mm_insn_16bit(u16 insn)
872 {
873 u16 opcode = (insn >> 10) & 0x7;
874
875 return (opcode >= 1 && opcode <= 3) ? 1 : 0;
876 }
877
878 /*
879 * TLB Invalidate Flush
880 */
tlbinvf(void)881 static inline void tlbinvf(void)
882 {
883 __asm__ __volatile__(
884 ".set push\n\t"
885 ".set noreorder\n\t"
886 ".word 0x42000004\n\t" /* tlbinvf */
887 ".set pop");
888 }
889
890
891 /*
892 * Functions to access the R10000 performance counters. These are basically
893 * mfc0 and mtc0 instructions from and to coprocessor register with a 5-bit
894 * performance counter number encoded into bits 1 ... 5 of the instruction.
895 * Only performance counters 0 to 1 actually exist, so for a non-R10000 aware
896 * disassembler these will look like an access to sel 0 or 1.
897 */
898 #define read_r10k_perf_cntr(counter) \
899 ({ \
900 unsigned int __res; \
901 __asm__ __volatile__( \
902 "mfpc\t%0, %1" \
903 : "=r" (__res) \
904 : "i" (counter)); \
905 \
906 __res; \
907 })
908
909 #define write_r10k_perf_cntr(counter,val) \
910 do { \
911 __asm__ __volatile__( \
912 "mtpc\t%0, %1" \
913 : \
914 : "r" (val), "i" (counter)); \
915 } while (0)
916
917 #define read_r10k_perf_event(counter) \
918 ({ \
919 unsigned int __res; \
920 __asm__ __volatile__( \
921 "mfps\t%0, %1" \
922 : "=r" (__res) \
923 : "i" (counter)); \
924 \
925 __res; \
926 })
927
928 #define write_r10k_perf_cntl(counter,val) \
929 do { \
930 __asm__ __volatile__( \
931 "mtps\t%0, %1" \
932 : \
933 : "r" (val), "i" (counter)); \
934 } while (0)
935
936
937 /*
938 * Macros to access the system control coprocessor
939 */
940
941 #define __read_32bit_c0_register(source, sel) \
942 ({ unsigned int __res; \
943 if (sel == 0) \
944 __asm__ __volatile__( \
945 "mfc0\t%0, " #source "\n\t" \
946 : "=r" (__res)); \
947 else \
948 __asm__ __volatile__( \
949 ".set\tmips32\n\t" \
950 "mfc0\t%0, " #source ", " #sel "\n\t" \
951 ".set\tmips0\n\t" \
952 : "=r" (__res)); \
953 __res; \
954 })
955
956 #define __read_64bit_c0_register(source, sel) \
957 ({ unsigned long long __res; \
958 if (sizeof(unsigned long) == 4) \
959 __res = __read_64bit_c0_split(source, sel); \
960 else if (sel == 0) \
961 __asm__ __volatile__( \
962 ".set\tmips3\n\t" \
963 "dmfc0\t%0, " #source "\n\t" \
964 ".set\tmips0" \
965 : "=r" (__res)); \
966 else \
967 __asm__ __volatile__( \
968 ".set\tmips64\n\t" \
969 "dmfc0\t%0, " #source ", " #sel "\n\t" \
970 ".set\tmips0" \
971 : "=r" (__res)); \
972 __res; \
973 })
974
975 #define __write_32bit_c0_register(register, sel, value) \
976 do { \
977 if (sel == 0) \
978 __asm__ __volatile__( \
979 "mtc0\t%z0, " #register "\n\t" \
980 : : "Jr" ((unsigned int)(value))); \
981 else \
982 __asm__ __volatile__( \
983 ".set\tmips32\n\t" \
984 "mtc0\t%z0, " #register ", " #sel "\n\t" \
985 ".set\tmips0" \
986 : : "Jr" ((unsigned int)(value))); \
987 } while (0)
988
989 #define __write_64bit_c0_register(register, sel, value) \
990 do { \
991 if (sizeof(unsigned long) == 4) \
992 __write_64bit_c0_split(register, sel, value); \
993 else if (sel == 0) \
994 __asm__ __volatile__( \
995 ".set\tmips3\n\t" \
996 "dmtc0\t%z0, " #register "\n\t" \
997 ".set\tmips0" \
998 : : "Jr" (value)); \
999 else \
1000 __asm__ __volatile__( \
1001 ".set\tmips64\n\t" \
1002 "dmtc0\t%z0, " #register ", " #sel "\n\t" \
1003 ".set\tmips0" \
1004 : : "Jr" (value)); \
1005 } while (0)
1006
1007 #define __read_ulong_c0_register(reg, sel) \
1008 ((sizeof(unsigned long) == 4) ? \
1009 (unsigned long) __read_32bit_c0_register(reg, sel) : \
1010 (unsigned long) __read_64bit_c0_register(reg, sel))
1011
1012 #define __write_ulong_c0_register(reg, sel, val) \
1013 do { \
1014 if (sizeof(unsigned long) == 4) \
1015 __write_32bit_c0_register(reg, sel, val); \
1016 else \
1017 __write_64bit_c0_register(reg, sel, val); \
1018 } while (0)
1019
1020 /*
1021 * On RM7000/RM9000 these are uses to access cop0 set 1 registers
1022 */
1023 #define __read_32bit_c0_ctrl_register(source) \
1024 ({ unsigned int __res; \
1025 __asm__ __volatile__( \
1026 "cfc0\t%0, " #source "\n\t" \
1027 : "=r" (__res)); \
1028 __res; \
1029 })
1030
1031 #define __write_32bit_c0_ctrl_register(register, value) \
1032 do { \
1033 __asm__ __volatile__( \
1034 "ctc0\t%z0, " #register "\n\t" \
1035 : : "Jr" ((unsigned int)(value))); \
1036 } while (0)
1037
1038 /*
1039 * These versions are only needed for systems with more than 38 bits of
1040 * physical address space running the 32-bit kernel. That's none atm :-)
1041 */
1042 #define __read_64bit_c0_split(source, sel) \
1043 ({ \
1044 unsigned long long __val; \
1045 unsigned long __flags; \
1046 \
1047 local_irq_save(__flags); \
1048 if (sel == 0) \
1049 __asm__ __volatile__( \
1050 ".set\tmips64\n\t" \
1051 "dmfc0\t%M0, " #source "\n\t" \
1052 "dsll\t%L0, %M0, 32\n\t" \
1053 "dsra\t%M0, %M0, 32\n\t" \
1054 "dsra\t%L0, %L0, 32\n\t" \
1055 ".set\tmips0" \
1056 : "=r" (__val)); \
1057 else \
1058 __asm__ __volatile__( \
1059 ".set\tmips64\n\t" \
1060 "dmfc0\t%M0, " #source ", " #sel "\n\t" \
1061 "dsll\t%L0, %M0, 32\n\t" \
1062 "dsra\t%M0, %M0, 32\n\t" \
1063 "dsra\t%L0, %L0, 32\n\t" \
1064 ".set\tmips0" \
1065 : "=r" (__val)); \
1066 local_irq_restore(__flags); \
1067 \
1068 __val; \
1069 })
1070
1071 #define __write_64bit_c0_split(source, sel, val) \
1072 do { \
1073 unsigned long __flags; \
1074 \
1075 local_irq_save(__flags); \
1076 if (sel == 0) \
1077 __asm__ __volatile__( \
1078 ".set\tmips64\n\t" \
1079 "dsll\t%L0, %L0, 32\n\t" \
1080 "dsrl\t%L0, %L0, 32\n\t" \
1081 "dsll\t%M0, %M0, 32\n\t" \
1082 "or\t%L0, %L0, %M0\n\t" \
1083 "dmtc0\t%L0, " #source "\n\t" \
1084 ".set\tmips0" \
1085 : : "r" (val)); \
1086 else \
1087 __asm__ __volatile__( \
1088 ".set\tmips64\n\t" \
1089 "dsll\t%L0, %L0, 32\n\t" \
1090 "dsrl\t%L0, %L0, 32\n\t" \
1091 "dsll\t%M0, %M0, 32\n\t" \
1092 "or\t%L0, %L0, %M0\n\t" \
1093 "dmtc0\t%L0, " #source ", " #sel "\n\t" \
1094 ".set\tmips0" \
1095 : : "r" (val)); \
1096 local_irq_restore(__flags); \
1097 } while (0)
1098
1099 #define __readx_32bit_c0_register(source) \
1100 ({ \
1101 unsigned int __res; \
1102 \
1103 __asm__ __volatile__( \
1104 " .set push \n" \
1105 " .set noat \n" \
1106 " .set mips32r2 \n" \
1107 " .insn \n" \
1108 " # mfhc0 $1, %1 \n" \
1109 " .word (0x40410000 | ((%1 & 0x1f) << 11)) \n" \
1110 " move %0, $1 \n" \
1111 " .set pop \n" \
1112 : "=r" (__res) \
1113 : "i" (source)); \
1114 __res; \
1115 })
1116
1117 #define __writex_32bit_c0_register(register, value) \
1118 do { \
1119 __asm__ __volatile__( \
1120 " .set push \n" \
1121 " .set noat \n" \
1122 " .set mips32r2 \n" \
1123 " move $1, %0 \n" \
1124 " # mthc0 $1, %1 \n" \
1125 " .insn \n" \
1126 " .word (0x40c10000 | ((%1 & 0x1f) << 11)) \n" \
1127 " .set pop \n" \
1128 : \
1129 : "r" (value), "i" (register)); \
1130 } while (0)
1131
1132 #define read_c0_index() __read_32bit_c0_register($0, 0)
1133 #define write_c0_index(val) __write_32bit_c0_register($0, 0, val)
1134
1135 #define read_c0_random() __read_32bit_c0_register($1, 0)
1136 #define write_c0_random(val) __write_32bit_c0_register($1, 0, val)
1137
1138 #define read_c0_entrylo0() __read_ulong_c0_register($2, 0)
1139 #define write_c0_entrylo0(val) __write_ulong_c0_register($2, 0, val)
1140
1141 #define readx_c0_entrylo0() __readx_32bit_c0_register(2)
1142 #define writex_c0_entrylo0(val) __writex_32bit_c0_register(2, val)
1143
1144 #define read_c0_entrylo1() __read_ulong_c0_register($3, 0)
1145 #define write_c0_entrylo1(val) __write_ulong_c0_register($3, 0, val)
1146
1147 #define readx_c0_entrylo1() __readx_32bit_c0_register(3)
1148 #define writex_c0_entrylo1(val) __writex_32bit_c0_register(3, val)
1149
1150 #define read_c0_conf() __read_32bit_c0_register($3, 0)
1151 #define write_c0_conf(val) __write_32bit_c0_register($3, 0, val)
1152
1153 #define read_c0_context() __read_ulong_c0_register($4, 0)
1154 #define write_c0_context(val) __write_ulong_c0_register($4, 0, val)
1155
1156 #define read_c0_userlocal() __read_ulong_c0_register($4, 2)
1157 #define write_c0_userlocal(val) __write_ulong_c0_register($4, 2, val)
1158
1159 #define read_c0_pagemask() __read_32bit_c0_register($5, 0)
1160 #define write_c0_pagemask(val) __write_32bit_c0_register($5, 0, val)
1161
1162 #define read_c0_pagegrain() __read_32bit_c0_register($5, 1)
1163 #define write_c0_pagegrain(val) __write_32bit_c0_register($5, 1, val)
1164
1165 #define read_c0_wired() __read_32bit_c0_register($6, 0)
1166 #define write_c0_wired(val) __write_32bit_c0_register($6, 0, val)
1167
1168 #define read_c0_info() __read_32bit_c0_register($7, 0)
1169
1170 #define read_c0_cache() __read_32bit_c0_register($7, 0) /* TX39xx */
1171 #define write_c0_cache(val) __write_32bit_c0_register($7, 0, val)
1172
1173 #define read_c0_badvaddr() __read_ulong_c0_register($8, 0)
1174 #define write_c0_badvaddr(val) __write_ulong_c0_register($8, 0, val)
1175
1176 #define read_c0_count() __read_32bit_c0_register($9, 0)
1177 #define write_c0_count(val) __write_32bit_c0_register($9, 0, val)
1178
1179 #define read_c0_count2() __read_32bit_c0_register($9, 6) /* pnx8550 */
1180 #define write_c0_count2(val) __write_32bit_c0_register($9, 6, val)
1181
1182 #define read_c0_count3() __read_32bit_c0_register($9, 7) /* pnx8550 */
1183 #define write_c0_count3(val) __write_32bit_c0_register($9, 7, val)
1184
1185 #define read_c0_entryhi() __read_ulong_c0_register($10, 0)
1186 #define write_c0_entryhi(val) __write_ulong_c0_register($10, 0, val)
1187
1188 #define read_c0_compare() __read_32bit_c0_register($11, 0)
1189 #define write_c0_compare(val) __write_32bit_c0_register($11, 0, val)
1190
1191 #define read_c0_compare2() __read_32bit_c0_register($11, 6) /* pnx8550 */
1192 #define write_c0_compare2(val) __write_32bit_c0_register($11, 6, val)
1193
1194 #define read_c0_compare3() __read_32bit_c0_register($11, 7) /* pnx8550 */
1195 #define write_c0_compare3(val) __write_32bit_c0_register($11, 7, val)
1196
1197 #define read_c0_status() __read_32bit_c0_register($12, 0)
1198
1199 #define write_c0_status(val) __write_32bit_c0_register($12, 0, val)
1200
1201 #define read_c0_cause() __read_32bit_c0_register($13, 0)
1202 #define write_c0_cause(val) __write_32bit_c0_register($13, 0, val)
1203
1204 #define read_c0_epc() __read_ulong_c0_register($14, 0)
1205 #define write_c0_epc(val) __write_ulong_c0_register($14, 0, val)
1206
1207 #define read_c0_prid() __read_32bit_c0_register($15, 0)
1208
1209 #define read_c0_cmgcrbase() __read_ulong_c0_register($15, 3)
1210
1211 #define read_c0_config() __read_32bit_c0_register($16, 0)
1212 #define read_c0_config1() __read_32bit_c0_register($16, 1)
1213 #define read_c0_config2() __read_32bit_c0_register($16, 2)
1214 #define read_c0_config3() __read_32bit_c0_register($16, 3)
1215 #define read_c0_config4() __read_32bit_c0_register($16, 4)
1216 #define read_c0_config5() __read_32bit_c0_register($16, 5)
1217 #define read_c0_config6() __read_32bit_c0_register($16, 6)
1218 #define read_c0_config7() __read_32bit_c0_register($16, 7)
1219 #define write_c0_config(val) __write_32bit_c0_register($16, 0, val)
1220 #define write_c0_config1(val) __write_32bit_c0_register($16, 1, val)
1221 #define write_c0_config2(val) __write_32bit_c0_register($16, 2, val)
1222 #define write_c0_config3(val) __write_32bit_c0_register($16, 3, val)
1223 #define write_c0_config4(val) __write_32bit_c0_register($16, 4, val)
1224 #define write_c0_config5(val) __write_32bit_c0_register($16, 5, val)
1225 #define write_c0_config6(val) __write_32bit_c0_register($16, 6, val)
1226 #define write_c0_config7(val) __write_32bit_c0_register($16, 7, val)
1227
1228 #define read_c0_lladdr() __read_ulong_c0_register($17, 0)
1229 #define write_c0_lladdr(val) __write_ulong_c0_register($17, 0, val)
1230 #define read_c0_maar() __read_ulong_c0_register($17, 1)
1231 #define write_c0_maar(val) __write_ulong_c0_register($17, 1, val)
1232 #define read_c0_maari() __read_32bit_c0_register($17, 2)
1233 #define write_c0_maari(val) __write_32bit_c0_register($17, 2, val)
1234
1235 /*
1236 * The WatchLo register. There may be up to 8 of them.
1237 */
1238 #define read_c0_watchlo0() __read_ulong_c0_register($18, 0)
1239 #define read_c0_watchlo1() __read_ulong_c0_register($18, 1)
1240 #define read_c0_watchlo2() __read_ulong_c0_register($18, 2)
1241 #define read_c0_watchlo3() __read_ulong_c0_register($18, 3)
1242 #define read_c0_watchlo4() __read_ulong_c0_register($18, 4)
1243 #define read_c0_watchlo5() __read_ulong_c0_register($18, 5)
1244 #define read_c0_watchlo6() __read_ulong_c0_register($18, 6)
1245 #define read_c0_watchlo7() __read_ulong_c0_register($18, 7)
1246 #define write_c0_watchlo0(val) __write_ulong_c0_register($18, 0, val)
1247 #define write_c0_watchlo1(val) __write_ulong_c0_register($18, 1, val)
1248 #define write_c0_watchlo2(val) __write_ulong_c0_register($18, 2, val)
1249 #define write_c0_watchlo3(val) __write_ulong_c0_register($18, 3, val)
1250 #define write_c0_watchlo4(val) __write_ulong_c0_register($18, 4, val)
1251 #define write_c0_watchlo5(val) __write_ulong_c0_register($18, 5, val)
1252 #define write_c0_watchlo6(val) __write_ulong_c0_register($18, 6, val)
1253 #define write_c0_watchlo7(val) __write_ulong_c0_register($18, 7, val)
1254
1255 /*
1256 * The WatchHi register. There may be up to 8 of them.
1257 */
1258 #define read_c0_watchhi0() __read_32bit_c0_register($19, 0)
1259 #define read_c0_watchhi1() __read_32bit_c0_register($19, 1)
1260 #define read_c0_watchhi2() __read_32bit_c0_register($19, 2)
1261 #define read_c0_watchhi3() __read_32bit_c0_register($19, 3)
1262 #define read_c0_watchhi4() __read_32bit_c0_register($19, 4)
1263 #define read_c0_watchhi5() __read_32bit_c0_register($19, 5)
1264 #define read_c0_watchhi6() __read_32bit_c0_register($19, 6)
1265 #define read_c0_watchhi7() __read_32bit_c0_register($19, 7)
1266
1267 #define write_c0_watchhi0(val) __write_32bit_c0_register($19, 0, val)
1268 #define write_c0_watchhi1(val) __write_32bit_c0_register($19, 1, val)
1269 #define write_c0_watchhi2(val) __write_32bit_c0_register($19, 2, val)
1270 #define write_c0_watchhi3(val) __write_32bit_c0_register($19, 3, val)
1271 #define write_c0_watchhi4(val) __write_32bit_c0_register($19, 4, val)
1272 #define write_c0_watchhi5(val) __write_32bit_c0_register($19, 5, val)
1273 #define write_c0_watchhi6(val) __write_32bit_c0_register($19, 6, val)
1274 #define write_c0_watchhi7(val) __write_32bit_c0_register($19, 7, val)
1275
1276 #define read_c0_xcontext() __read_ulong_c0_register($20, 0)
1277 #define write_c0_xcontext(val) __write_ulong_c0_register($20, 0, val)
1278
1279 #define read_c0_intcontrol() __read_32bit_c0_ctrl_register($20)
1280 #define write_c0_intcontrol(val) __write_32bit_c0_ctrl_register($20, val)
1281
1282 #define read_c0_framemask() __read_32bit_c0_register($21, 0)
1283 #define write_c0_framemask(val) __write_32bit_c0_register($21, 0, val)
1284
1285 #define read_c0_diag() __read_32bit_c0_register($22, 0)
1286 #define write_c0_diag(val) __write_32bit_c0_register($22, 0, val)
1287
1288 /* R10K CP0 Branch Diagnostic register is 64bits wide */
1289 #define read_c0_r10k_diag() __read_64bit_c0_register($22, 0)
1290 #define write_c0_r10k_diag(val) __write_64bit_c0_register($22, 0, val)
1291
1292 #define read_c0_diag1() __read_32bit_c0_register($22, 1)
1293 #define write_c0_diag1(val) __write_32bit_c0_register($22, 1, val)
1294
1295 #define read_c0_diag2() __read_32bit_c0_register($22, 2)
1296 #define write_c0_diag2(val) __write_32bit_c0_register($22, 2, val)
1297
1298 #define read_c0_diag3() __read_32bit_c0_register($22, 3)
1299 #define write_c0_diag3(val) __write_32bit_c0_register($22, 3, val)
1300
1301 #define read_c0_diag4() __read_32bit_c0_register($22, 4)
1302 #define write_c0_diag4(val) __write_32bit_c0_register($22, 4, val)
1303
1304 #define read_c0_diag5() __read_32bit_c0_register($22, 5)
1305 #define write_c0_diag5(val) __write_32bit_c0_register($22, 5, val)
1306
1307 #define read_c0_debug() __read_32bit_c0_register($23, 0)
1308 #define write_c0_debug(val) __write_32bit_c0_register($23, 0, val)
1309
1310 #define read_c0_depc() __read_ulong_c0_register($24, 0)
1311 #define write_c0_depc(val) __write_ulong_c0_register($24, 0, val)
1312
1313 /*
1314 * MIPS32 / MIPS64 performance counters
1315 */
1316 #define read_c0_perfctrl0() __read_32bit_c0_register($25, 0)
1317 #define write_c0_perfctrl0(val) __write_32bit_c0_register($25, 0, val)
1318 #define read_c0_perfcntr0() __read_32bit_c0_register($25, 1)
1319 #define write_c0_perfcntr0(val) __write_32bit_c0_register($25, 1, val)
1320 #define read_c0_perfcntr0_64() __read_64bit_c0_register($25, 1)
1321 #define write_c0_perfcntr0_64(val) __write_64bit_c0_register($25, 1, val)
1322 #define read_c0_perfctrl1() __read_32bit_c0_register($25, 2)
1323 #define write_c0_perfctrl1(val) __write_32bit_c0_register($25, 2, val)
1324 #define read_c0_perfcntr1() __read_32bit_c0_register($25, 3)
1325 #define write_c0_perfcntr1(val) __write_32bit_c0_register($25, 3, val)
1326 #define read_c0_perfcntr1_64() __read_64bit_c0_register($25, 3)
1327 #define write_c0_perfcntr1_64(val) __write_64bit_c0_register($25, 3, val)
1328 #define read_c0_perfctrl2() __read_32bit_c0_register($25, 4)
1329 #define write_c0_perfctrl2(val) __write_32bit_c0_register($25, 4, val)
1330 #define read_c0_perfcntr2() __read_32bit_c0_register($25, 5)
1331 #define write_c0_perfcntr2(val) __write_32bit_c0_register($25, 5, val)
1332 #define read_c0_perfcntr2_64() __read_64bit_c0_register($25, 5)
1333 #define write_c0_perfcntr2_64(val) __write_64bit_c0_register($25, 5, val)
1334 #define read_c0_perfctrl3() __read_32bit_c0_register($25, 6)
1335 #define write_c0_perfctrl3(val) __write_32bit_c0_register($25, 6, val)
1336 #define read_c0_perfcntr3() __read_32bit_c0_register($25, 7)
1337 #define write_c0_perfcntr3(val) __write_32bit_c0_register($25, 7, val)
1338 #define read_c0_perfcntr3_64() __read_64bit_c0_register($25, 7)
1339 #define write_c0_perfcntr3_64(val) __write_64bit_c0_register($25, 7, val)
1340
1341 #define read_c0_ecc() __read_32bit_c0_register($26, 0)
1342 #define write_c0_ecc(val) __write_32bit_c0_register($26, 0, val)
1343
1344 #define read_c0_derraddr0() __read_ulong_c0_register($26, 1)
1345 #define write_c0_derraddr0(val) __write_ulong_c0_register($26, 1, val)
1346
1347 #define read_c0_cacheerr() __read_32bit_c0_register($27, 0)
1348
1349 #define read_c0_derraddr1() __read_ulong_c0_register($27, 1)
1350 #define write_c0_derraddr1(val) __write_ulong_c0_register($27, 1, val)
1351
1352 #define read_c0_taglo() __read_32bit_c0_register($28, 0)
1353 #define write_c0_taglo(val) __write_32bit_c0_register($28, 0, val)
1354
1355 #define read_c0_dtaglo() __read_32bit_c0_register($28, 2)
1356 #define write_c0_dtaglo(val) __write_32bit_c0_register($28, 2, val)
1357
1358 #define read_c0_ddatalo() __read_32bit_c0_register($28, 3)
1359 #define write_c0_ddatalo(val) __write_32bit_c0_register($28, 3, val)
1360
1361 #define read_c0_staglo() __read_32bit_c0_register($28, 4)
1362 #define write_c0_staglo(val) __write_32bit_c0_register($28, 4, val)
1363
1364 #define read_c0_taghi() __read_32bit_c0_register($29, 0)
1365 #define write_c0_taghi(val) __write_32bit_c0_register($29, 0, val)
1366
1367 #define read_c0_errorepc() __read_ulong_c0_register($30, 0)
1368 #define write_c0_errorepc(val) __write_ulong_c0_register($30, 0, val)
1369
1370 /* MIPSR2 */
1371 #define read_c0_hwrena() __read_32bit_c0_register($7, 0)
1372 #define write_c0_hwrena(val) __write_32bit_c0_register($7, 0, val)
1373
1374 #define read_c0_intctl() __read_32bit_c0_register($12, 1)
1375 #define write_c0_intctl(val) __write_32bit_c0_register($12, 1, val)
1376
1377 #define read_c0_srsctl() __read_32bit_c0_register($12, 2)
1378 #define write_c0_srsctl(val) __write_32bit_c0_register($12, 2, val)
1379
1380 #define read_c0_srsmap() __read_32bit_c0_register($12, 3)
1381 #define write_c0_srsmap(val) __write_32bit_c0_register($12, 3, val)
1382
1383 #define read_c0_ebase() __read_32bit_c0_register($15, 1)
1384 #define write_c0_ebase(val) __write_32bit_c0_register($15, 1, val)
1385
1386 #define read_c0_cdmmbase() __read_ulong_c0_register($15, 2)
1387 #define write_c0_cdmmbase(val) __write_ulong_c0_register($15, 2, val)
1388
1389 /* MIPSR3 */
1390 #define read_c0_segctl0() __read_32bit_c0_register($5, 2)
1391 #define write_c0_segctl0(val) __write_32bit_c0_register($5, 2, val)
1392
1393 #define read_c0_segctl1() __read_32bit_c0_register($5, 3)
1394 #define write_c0_segctl1(val) __write_32bit_c0_register($5, 3, val)
1395
1396 #define read_c0_segctl2() __read_32bit_c0_register($5, 4)
1397 #define write_c0_segctl2(val) __write_32bit_c0_register($5, 4, val)
1398
1399 /* Hardware Page Table Walker */
1400 #define read_c0_pwbase() __read_ulong_c0_register($5, 5)
1401 #define write_c0_pwbase(val) __write_ulong_c0_register($5, 5, val)
1402
1403 #define read_c0_pwfield() __read_ulong_c0_register($5, 6)
1404 #define write_c0_pwfield(val) __write_ulong_c0_register($5, 6, val)
1405
1406 #define read_c0_pwsize() __read_ulong_c0_register($5, 7)
1407 #define write_c0_pwsize(val) __write_ulong_c0_register($5, 7, val)
1408
1409 #define read_c0_pwctl() __read_32bit_c0_register($6, 6)
1410 #define write_c0_pwctl(val) __write_32bit_c0_register($6, 6, val)
1411
1412 /* Cavium OCTEON (cnMIPS) */
1413 #define read_c0_cvmcount() __read_ulong_c0_register($9, 6)
1414 #define write_c0_cvmcount(val) __write_ulong_c0_register($9, 6, val)
1415
1416 #define read_c0_cvmctl() __read_64bit_c0_register($9, 7)
1417 #define write_c0_cvmctl(val) __write_64bit_c0_register($9, 7, val)
1418
1419 #define read_c0_cvmmemctl() __read_64bit_c0_register($11, 7)
1420 #define write_c0_cvmmemctl(val) __write_64bit_c0_register($11, 7, val)
1421 /*
1422 * The cacheerr registers are not standardized. On OCTEON, they are
1423 * 64 bits wide.
1424 */
1425 #define read_octeon_c0_icacheerr() __read_64bit_c0_register($27, 0)
1426 #define write_octeon_c0_icacheerr(val) __write_64bit_c0_register($27, 0, val)
1427
1428 #define read_octeon_c0_dcacheerr() __read_64bit_c0_register($27, 1)
1429 #define write_octeon_c0_dcacheerr(val) __write_64bit_c0_register($27, 1, val)
1430
1431 /* BMIPS3300 */
1432 #define read_c0_brcm_config_0() __read_32bit_c0_register($22, 0)
1433 #define write_c0_brcm_config_0(val) __write_32bit_c0_register($22, 0, val)
1434
1435 #define read_c0_brcm_bus_pll() __read_32bit_c0_register($22, 4)
1436 #define write_c0_brcm_bus_pll(val) __write_32bit_c0_register($22, 4, val)
1437
1438 #define read_c0_brcm_reset() __read_32bit_c0_register($22, 5)
1439 #define write_c0_brcm_reset(val) __write_32bit_c0_register($22, 5, val)
1440
1441 /* BMIPS43xx */
1442 #define read_c0_brcm_cmt_intr() __read_32bit_c0_register($22, 1)
1443 #define write_c0_brcm_cmt_intr(val) __write_32bit_c0_register($22, 1, val)
1444
1445 #define read_c0_brcm_cmt_ctrl() __read_32bit_c0_register($22, 2)
1446 #define write_c0_brcm_cmt_ctrl(val) __write_32bit_c0_register($22, 2, val)
1447
1448 #define read_c0_brcm_cmt_local() __read_32bit_c0_register($22, 3)
1449 #define write_c0_brcm_cmt_local(val) __write_32bit_c0_register($22, 3, val)
1450
1451 #define read_c0_brcm_config_1() __read_32bit_c0_register($22, 5)
1452 #define write_c0_brcm_config_1(val) __write_32bit_c0_register($22, 5, val)
1453
1454 #define read_c0_brcm_cbr() __read_32bit_c0_register($22, 6)
1455 #define write_c0_brcm_cbr(val) __write_32bit_c0_register($22, 6, val)
1456
1457 /* BMIPS5000 */
1458 #define read_c0_brcm_config() __read_32bit_c0_register($22, 0)
1459 #define write_c0_brcm_config(val) __write_32bit_c0_register($22, 0, val)
1460
1461 #define read_c0_brcm_mode() __read_32bit_c0_register($22, 1)
1462 #define write_c0_brcm_mode(val) __write_32bit_c0_register($22, 1, val)
1463
1464 #define read_c0_brcm_action() __read_32bit_c0_register($22, 2)
1465 #define write_c0_brcm_action(val) __write_32bit_c0_register($22, 2, val)
1466
1467 #define read_c0_brcm_edsp() __read_32bit_c0_register($22, 3)
1468 #define write_c0_brcm_edsp(val) __write_32bit_c0_register($22, 3, val)
1469
1470 #define read_c0_brcm_bootvec() __read_32bit_c0_register($22, 4)
1471 #define write_c0_brcm_bootvec(val) __write_32bit_c0_register($22, 4, val)
1472
1473 #define read_c0_brcm_sleepcount() __read_32bit_c0_register($22, 7)
1474 #define write_c0_brcm_sleepcount(val) __write_32bit_c0_register($22, 7, val)
1475
1476 /*
1477 * Macros to access the floating point coprocessor control registers
1478 */
1479 #define _read_32bit_cp1_register(source, gas_hardfloat) \
1480 ({ \
1481 unsigned int __res; \
1482 \
1483 __asm__ __volatile__( \
1484 " .set push \n" \
1485 " .set reorder \n" \
1486 " # gas fails to assemble cfc1 for some archs, \n" \
1487 " # like Octeon. \n" \
1488 " .set mips1 \n" \
1489 " "STR(gas_hardfloat)" \n" \
1490 " cfc1 %0,"STR(source)" \n" \
1491 " .set pop \n" \
1492 : "=r" (__res)); \
1493 __res; \
1494 })
1495
1496 #define _write_32bit_cp1_register(dest, val, gas_hardfloat) \
1497 do { \
1498 __asm__ __volatile__( \
1499 " .set push \n" \
1500 " .set reorder \n" \
1501 " "STR(gas_hardfloat)" \n" \
1502 " ctc1 %0,"STR(dest)" \n" \
1503 " .set pop \n" \
1504 : : "r" (val)); \
1505 } while (0)
1506
1507 #ifdef GAS_HAS_SET_HARDFLOAT
1508 #define read_32bit_cp1_register(source) \
1509 _read_32bit_cp1_register(source, .set hardfloat)
1510 #define write_32bit_cp1_register(dest, val) \
1511 _write_32bit_cp1_register(dest, val, .set hardfloat)
1512 #else
1513 #define read_32bit_cp1_register(source) \
1514 _read_32bit_cp1_register(source, )
1515 #define write_32bit_cp1_register(dest, val) \
1516 _write_32bit_cp1_register(dest, val, )
1517 #endif
1518
1519 #ifdef HAVE_AS_DSP
1520 #define rddsp(mask) \
1521 ({ \
1522 unsigned int __dspctl; \
1523 \
1524 __asm__ __volatile__( \
1525 " .set push \n" \
1526 " .set dsp \n" \
1527 " rddsp %0, %x1 \n" \
1528 " .set pop \n" \
1529 : "=r" (__dspctl) \
1530 : "i" (mask)); \
1531 __dspctl; \
1532 })
1533
1534 #define wrdsp(val, mask) \
1535 do { \
1536 __asm__ __volatile__( \
1537 " .set push \n" \
1538 " .set dsp \n" \
1539 " wrdsp %0, %x1 \n" \
1540 " .set pop \n" \
1541 : \
1542 : "r" (val), "i" (mask)); \
1543 } while (0)
1544
1545 #define mflo0() \
1546 ({ \
1547 long mflo0; \
1548 __asm__( \
1549 " .set push \n" \
1550 " .set dsp \n" \
1551 " mflo %0, $ac0 \n" \
1552 " .set pop \n" \
1553 : "=r" (mflo0)); \
1554 mflo0; \
1555 })
1556
1557 #define mflo1() \
1558 ({ \
1559 long mflo1; \
1560 __asm__( \
1561 " .set push \n" \
1562 " .set dsp \n" \
1563 " mflo %0, $ac1 \n" \
1564 " .set pop \n" \
1565 : "=r" (mflo1)); \
1566 mflo1; \
1567 })
1568
1569 #define mflo2() \
1570 ({ \
1571 long mflo2; \
1572 __asm__( \
1573 " .set push \n" \
1574 " .set dsp \n" \
1575 " mflo %0, $ac2 \n" \
1576 " .set pop \n" \
1577 : "=r" (mflo2)); \
1578 mflo2; \
1579 })
1580
1581 #define mflo3() \
1582 ({ \
1583 long mflo3; \
1584 __asm__( \
1585 " .set push \n" \
1586 " .set dsp \n" \
1587 " mflo %0, $ac3 \n" \
1588 " .set pop \n" \
1589 : "=r" (mflo3)); \
1590 mflo3; \
1591 })
1592
1593 #define mfhi0() \
1594 ({ \
1595 long mfhi0; \
1596 __asm__( \
1597 " .set push \n" \
1598 " .set dsp \n" \
1599 " mfhi %0, $ac0 \n" \
1600 " .set pop \n" \
1601 : "=r" (mfhi0)); \
1602 mfhi0; \
1603 })
1604
1605 #define mfhi1() \
1606 ({ \
1607 long mfhi1; \
1608 __asm__( \
1609 " .set push \n" \
1610 " .set dsp \n" \
1611 " mfhi %0, $ac1 \n" \
1612 " .set pop \n" \
1613 : "=r" (mfhi1)); \
1614 mfhi1; \
1615 })
1616
1617 #define mfhi2() \
1618 ({ \
1619 long mfhi2; \
1620 __asm__( \
1621 " .set push \n" \
1622 " .set dsp \n" \
1623 " mfhi %0, $ac2 \n" \
1624 " .set pop \n" \
1625 : "=r" (mfhi2)); \
1626 mfhi2; \
1627 })
1628
1629 #define mfhi3() \
1630 ({ \
1631 long mfhi3; \
1632 __asm__( \
1633 " .set push \n" \
1634 " .set dsp \n" \
1635 " mfhi %0, $ac3 \n" \
1636 " .set pop \n" \
1637 : "=r" (mfhi3)); \
1638 mfhi3; \
1639 })
1640
1641
1642 #define mtlo0(x) \
1643 ({ \
1644 __asm__( \
1645 " .set push \n" \
1646 " .set dsp \n" \
1647 " mtlo %0, $ac0 \n" \
1648 " .set pop \n" \
1649 : \
1650 : "r" (x)); \
1651 })
1652
1653 #define mtlo1(x) \
1654 ({ \
1655 __asm__( \
1656 " .set push \n" \
1657 " .set dsp \n" \
1658 " mtlo %0, $ac1 \n" \
1659 " .set pop \n" \
1660 : \
1661 : "r" (x)); \
1662 })
1663
1664 #define mtlo2(x) \
1665 ({ \
1666 __asm__( \
1667 " .set push \n" \
1668 " .set dsp \n" \
1669 " mtlo %0, $ac2 \n" \
1670 " .set pop \n" \
1671 : \
1672 : "r" (x)); \
1673 })
1674
1675 #define mtlo3(x) \
1676 ({ \
1677 __asm__( \
1678 " .set push \n" \
1679 " .set dsp \n" \
1680 " mtlo %0, $ac3 \n" \
1681 " .set pop \n" \
1682 : \
1683 : "r" (x)); \
1684 })
1685
1686 #define mthi0(x) \
1687 ({ \
1688 __asm__( \
1689 " .set push \n" \
1690 " .set dsp \n" \
1691 " mthi %0, $ac0 \n" \
1692 " .set pop \n" \
1693 : \
1694 : "r" (x)); \
1695 })
1696
1697 #define mthi1(x) \
1698 ({ \
1699 __asm__( \
1700 " .set push \n" \
1701 " .set dsp \n" \
1702 " mthi %0, $ac1 \n" \
1703 " .set pop \n" \
1704 : \
1705 : "r" (x)); \
1706 })
1707
1708 #define mthi2(x) \
1709 ({ \
1710 __asm__( \
1711 " .set push \n" \
1712 " .set dsp \n" \
1713 " mthi %0, $ac2 \n" \
1714 " .set pop \n" \
1715 : \
1716 : "r" (x)); \
1717 })
1718
1719 #define mthi3(x) \
1720 ({ \
1721 __asm__( \
1722 " .set push \n" \
1723 " .set dsp \n" \
1724 " mthi %0, $ac3 \n" \
1725 " .set pop \n" \
1726 : \
1727 : "r" (x)); \
1728 })
1729
1730 #else
1731
1732 #ifdef CONFIG_CPU_MICROMIPS
1733 #define rddsp(mask) \
1734 ({ \
1735 unsigned int __res; \
1736 \
1737 __asm__ __volatile__( \
1738 " .set push \n" \
1739 " .set noat \n" \
1740 " # rddsp $1, %x1 \n" \
1741 " .hword ((0x0020067c | (%x1 << 14)) >> 16) \n" \
1742 " .hword ((0x0020067c | (%x1 << 14)) & 0xffff) \n" \
1743 " move %0, $1 \n" \
1744 " .set pop \n" \
1745 : "=r" (__res) \
1746 : "i" (mask)); \
1747 __res; \
1748 })
1749
1750 #define wrdsp(val, mask) \
1751 do { \
1752 __asm__ __volatile__( \
1753 " .set push \n" \
1754 " .set noat \n" \
1755 " move $1, %0 \n" \
1756 " # wrdsp $1, %x1 \n" \
1757 " .hword ((0x0020167c | (%x1 << 14)) >> 16) \n" \
1758 " .hword ((0x0020167c | (%x1 << 14)) & 0xffff) \n" \
1759 " .set pop \n" \
1760 : \
1761 : "r" (val), "i" (mask)); \
1762 } while (0)
1763
1764 #define _umips_dsp_mfxxx(ins) \
1765 ({ \
1766 unsigned long __treg; \
1767 \
1768 __asm__ __volatile__( \
1769 " .set push \n" \
1770 " .set noat \n" \
1771 " .hword 0x0001 \n" \
1772 " .hword %x1 \n" \
1773 " move %0, $1 \n" \
1774 " .set pop \n" \
1775 : "=r" (__treg) \
1776 : "i" (ins)); \
1777 __treg; \
1778 })
1779
1780 #define _umips_dsp_mtxxx(val, ins) \
1781 do { \
1782 __asm__ __volatile__( \
1783 " .set push \n" \
1784 " .set noat \n" \
1785 " move $1, %0 \n" \
1786 " .hword 0x0001 \n" \
1787 " .hword %x1 \n" \
1788 " .set pop \n" \
1789 : \
1790 : "r" (val), "i" (ins)); \
1791 } while (0)
1792
1793 #define _umips_dsp_mflo(reg) _umips_dsp_mfxxx((reg << 14) | 0x107c)
1794 #define _umips_dsp_mfhi(reg) _umips_dsp_mfxxx((reg << 14) | 0x007c)
1795
1796 #define _umips_dsp_mtlo(val, reg) _umips_dsp_mtxxx(val, ((reg << 14) | 0x307c))
1797 #define _umips_dsp_mthi(val, reg) _umips_dsp_mtxxx(val, ((reg << 14) | 0x207c))
1798
1799 #define mflo0() _umips_dsp_mflo(0)
1800 #define mflo1() _umips_dsp_mflo(1)
1801 #define mflo2() _umips_dsp_mflo(2)
1802 #define mflo3() _umips_dsp_mflo(3)
1803
1804 #define mfhi0() _umips_dsp_mfhi(0)
1805 #define mfhi1() _umips_dsp_mfhi(1)
1806 #define mfhi2() _umips_dsp_mfhi(2)
1807 #define mfhi3() _umips_dsp_mfhi(3)
1808
1809 #define mtlo0(x) _umips_dsp_mtlo(x, 0)
1810 #define mtlo1(x) _umips_dsp_mtlo(x, 1)
1811 #define mtlo2(x) _umips_dsp_mtlo(x, 2)
1812 #define mtlo3(x) _umips_dsp_mtlo(x, 3)
1813
1814 #define mthi0(x) _umips_dsp_mthi(x, 0)
1815 #define mthi1(x) _umips_dsp_mthi(x, 1)
1816 #define mthi2(x) _umips_dsp_mthi(x, 2)
1817 #define mthi3(x) _umips_dsp_mthi(x, 3)
1818
1819 #else /* !CONFIG_CPU_MICROMIPS */
1820 #define rddsp(mask) \
1821 ({ \
1822 unsigned int __res; \
1823 \
1824 __asm__ __volatile__( \
1825 " .set push \n" \
1826 " .set noat \n" \
1827 " # rddsp $1, %x1 \n" \
1828 " .word 0x7c000cb8 | (%x1 << 16) \n" \
1829 " move %0, $1 \n" \
1830 " .set pop \n" \
1831 : "=r" (__res) \
1832 : "i" (mask)); \
1833 __res; \
1834 })
1835
1836 #define wrdsp(val, mask) \
1837 do { \
1838 __asm__ __volatile__( \
1839 " .set push \n" \
1840 " .set noat \n" \
1841 " move $1, %0 \n" \
1842 " # wrdsp $1, %x1 \n" \
1843 " .word 0x7c2004f8 | (%x1 << 11) \n" \
1844 " .set pop \n" \
1845 : \
1846 : "r" (val), "i" (mask)); \
1847 } while (0)
1848
1849 #define _dsp_mfxxx(ins) \
1850 ({ \
1851 unsigned long __treg; \
1852 \
1853 __asm__ __volatile__( \
1854 " .set push \n" \
1855 " .set noat \n" \
1856 " .word (0x00000810 | %1) \n" \
1857 " move %0, $1 \n" \
1858 " .set pop \n" \
1859 : "=r" (__treg) \
1860 : "i" (ins)); \
1861 __treg; \
1862 })
1863
1864 #define _dsp_mtxxx(val, ins) \
1865 do { \
1866 __asm__ __volatile__( \
1867 " .set push \n" \
1868 " .set noat \n" \
1869 " move $1, %0 \n" \
1870 " .word (0x00200011 | %1) \n" \
1871 " .set pop \n" \
1872 : \
1873 : "r" (val), "i" (ins)); \
1874 } while (0)
1875
1876 #define _dsp_mflo(reg) _dsp_mfxxx((reg << 21) | 0x0002)
1877 #define _dsp_mfhi(reg) _dsp_mfxxx((reg << 21) | 0x0000)
1878
1879 #define _dsp_mtlo(val, reg) _dsp_mtxxx(val, ((reg << 11) | 0x0002))
1880 #define _dsp_mthi(val, reg) _dsp_mtxxx(val, ((reg << 11) | 0x0000))
1881
1882 #define mflo0() _dsp_mflo(0)
1883 #define mflo1() _dsp_mflo(1)
1884 #define mflo2() _dsp_mflo(2)
1885 #define mflo3() _dsp_mflo(3)
1886
1887 #define mfhi0() _dsp_mfhi(0)
1888 #define mfhi1() _dsp_mfhi(1)
1889 #define mfhi2() _dsp_mfhi(2)
1890 #define mfhi3() _dsp_mfhi(3)
1891
1892 #define mtlo0(x) _dsp_mtlo(x, 0)
1893 #define mtlo1(x) _dsp_mtlo(x, 1)
1894 #define mtlo2(x) _dsp_mtlo(x, 2)
1895 #define mtlo3(x) _dsp_mtlo(x, 3)
1896
1897 #define mthi0(x) _dsp_mthi(x, 0)
1898 #define mthi1(x) _dsp_mthi(x, 1)
1899 #define mthi2(x) _dsp_mthi(x, 2)
1900 #define mthi3(x) _dsp_mthi(x, 3)
1901
1902 #endif /* CONFIG_CPU_MICROMIPS */
1903 #endif
1904
1905 /*
1906 * TLB operations.
1907 *
1908 * It is responsibility of the caller to take care of any TLB hazards.
1909 */
tlb_probe(void)1910 static inline void tlb_probe(void)
1911 {
1912 __asm__ __volatile__(
1913 ".set noreorder\n\t"
1914 "tlbp\n\t"
1915 ".set reorder");
1916 }
1917
tlb_read(void)1918 static inline void tlb_read(void)
1919 {
1920 #if MIPS34K_MISSED_ITLB_WAR
1921 int res = 0;
1922
1923 __asm__ __volatile__(
1924 " .set push \n"
1925 " .set noreorder \n"
1926 " .set noat \n"
1927 " .set mips32r2 \n"
1928 " .word 0x41610001 # dvpe $1 \n"
1929 " move %0, $1 \n"
1930 " ehb \n"
1931 " .set pop \n"
1932 : "=r" (res));
1933
1934 instruction_hazard();
1935 #endif
1936
1937 __asm__ __volatile__(
1938 ".set noreorder\n\t"
1939 "tlbr\n\t"
1940 ".set reorder");
1941
1942 #if MIPS34K_MISSED_ITLB_WAR
1943 if ((res & _ULCAST_(1)))
1944 __asm__ __volatile__(
1945 " .set push \n"
1946 " .set noreorder \n"
1947 " .set noat \n"
1948 " .set mips32r2 \n"
1949 " .word 0x41600021 # evpe \n"
1950 " ehb \n"
1951 " .set pop \n");
1952 #endif
1953 }
1954
tlb_write_indexed(void)1955 static inline void tlb_write_indexed(void)
1956 {
1957 __asm__ __volatile__(
1958 ".set noreorder\n\t"
1959 "tlbwi\n\t"
1960 ".set reorder");
1961 }
1962
tlb_write_random(void)1963 static inline void tlb_write_random(void)
1964 {
1965 __asm__ __volatile__(
1966 ".set noreorder\n\t"
1967 "tlbwr\n\t"
1968 ".set reorder");
1969 }
1970
1971 /*
1972 * Manipulate bits in a c0 register.
1973 */
1974 #define __BUILD_SET_C0(name) \
1975 static inline unsigned int \
1976 set_c0_##name(unsigned int set) \
1977 { \
1978 unsigned int res, new; \
1979 \
1980 res = read_c0_##name(); \
1981 new = res | set; \
1982 write_c0_##name(new); \
1983 \
1984 return res; \
1985 } \
1986 \
1987 static inline unsigned int \
1988 clear_c0_##name(unsigned int clear) \
1989 { \
1990 unsigned int res, new; \
1991 \
1992 res = read_c0_##name(); \
1993 new = res & ~clear; \
1994 write_c0_##name(new); \
1995 \
1996 return res; \
1997 } \
1998 \
1999 static inline unsigned int \
2000 change_c0_##name(unsigned int change, unsigned int val) \
2001 { \
2002 unsigned int res, new; \
2003 \
2004 res = read_c0_##name(); \
2005 new = res & ~change; \
2006 new |= (val & change); \
2007 write_c0_##name(new); \
2008 \
2009 return res; \
2010 }
2011
2012 __BUILD_SET_C0(status)
__BUILD_SET_C0(cause)2013 __BUILD_SET_C0(cause)
2014 __BUILD_SET_C0(config)
2015 __BUILD_SET_C0(config5)
2016 __BUILD_SET_C0(intcontrol)
2017 __BUILD_SET_C0(intctl)
2018 __BUILD_SET_C0(srsmap)
2019 __BUILD_SET_C0(pagegrain)
2020 __BUILD_SET_C0(brcm_config_0)
2021 __BUILD_SET_C0(brcm_bus_pll)
2022 __BUILD_SET_C0(brcm_reset)
2023 __BUILD_SET_C0(brcm_cmt_intr)
2024 __BUILD_SET_C0(brcm_cmt_ctrl)
2025 __BUILD_SET_C0(brcm_config)
2026 __BUILD_SET_C0(brcm_mode)
2027
2028 /*
2029 * Return low 10 bits of ebase.
2030 * Note that under KVM (MIPSVZ) this returns vcpu id.
2031 */
2032 static inline unsigned int get_ebase_cpunum(void)
2033 {
2034 return read_c0_ebase() & 0x3ff;
2035 }
2036
2037 #endif /* !__ASSEMBLY__ */
2038
2039 #endif /* _ASM_MIPSREGS_H */
2040