Searched refs:DCPLB_ADDR0 (Results 1 – 7 of 7) sorted by relevance
| /arch/blackfin/mach-common/ |
| D | cache-c.c | 47 if (cplb_addr == DCPLB_ADDR0) { in bfin_cache_init()
80 bfin_cache_init(dcplb_tbl, DCPLB_ADDR0, DCPLB_DATA0, DMEM_CONTROL, in bfin_dcache_init()
|
| /arch/blackfin/kernel/cplb-mpu/ |
| D | cplbmgr.c | 168 bfin_write32(DCPLB_ADDR0 + idx * 4, addr); in dcplb_miss()
374 bfin_write32(DCPLB_ADDR0 + i * 4, addr); in set_mask_dcplbs()
|
| /arch/blackfin/kernel/cplb-nompu/ |
| D | cplbmgr.c | 44 bfin_write32(DCPLB_ADDR0 + idx * 4, addr); in write_dcplb_data()
|
| /arch/blackfin/include/asm/ |
| D | dpmc.h | 375 I1.L = lo(DCPLB_ADDR0);
426 PM_PUSH(0, DCPLB_ADDR0)
604 PM_POP(0, DCPLB_ADDR0)
|
| D | cdef_LPBlackfin.h | 28 #define bfin_read_DCPLB_ADDR0() bfin_read32(DCPLB_ADDR0)
29 #define bfin_write_DCPLB_ADDR0(val) bfin_write32(DCPLB_ADDR0,val)
|
| D | def_LPBlackfin.h | 246 #define DCPLB_ADDR0 0xFFE00100 /* Data Cache Protection Lookaside macro
|
| /arch/blackfin/kernel/ |
| D | debug-mmrs.c | 637 D32(DCPLB_ADDR0); in bfin_debug_mmrs_init()
|