| /arch/sh/kernel/cpu/sh2a/ |
| D | clock-sh7264.c | 78 DIV4_NR }; enumerator
84 struct clk div4_clks[DIV4_NR] = {
147 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| D | clock-sh7269.c | 106 DIV4_NR }; enumerator
112 struct clk div4_clks[DIV4_NR] = {
178 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| /arch/sh/kernel/cpu/sh4a/ |
| D | clock-sh7757.c | 63 enum { DIV4_I, DIV4_SH, DIV4_P, DIV4_NR }; enumerator
68 struct clk div4_clks[DIV4_NR] = {
|
| D | clock-shx3.c | 62 enum { DIV4_I, DIV4_SH, DIV4_B, DIV4_DDR, DIV4_SHA, DIV4_P, DIV4_NR }; enumerator
67 struct clk div4_clks[DIV4_NR] = {
|
| D | clock-sh7722.c | 123 enum { DIV4_I, DIV4_U, DIV4_SH, DIV4_B, DIV4_B3, DIV4_P, DIV4_NR }; enumerator
125 struct clk div4_clks[DIV4_NR] = {
248 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| D | clock-sh7785.c | 67 DIV4_DU, DIV4_P, DIV4_NR }; enumerator
72 struct clk div4_clks[DIV4_NR] = {
|
| D | clock-sh7366.c | 118 DIV4_SIUA, DIV4_SIUB, DIV4_NR }; enumerator
123 struct clk div4_clks[DIV4_NR] = {
273 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| D | clock-sh7343.c | 115 DIV4_SIUA, DIV4_SIUB, DIV4_NR }; enumerator
120 struct clk div4_clks[DIV4_NR] = {
280 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| D | clock-sh7723.c | 121 enum { DIV4_I, DIV4_U, DIV4_SH, DIV4_B, DIV4_B3, DIV4_P, DIV4_NR }; enumerator
126 struct clk div4_clks[DIV4_NR] = {
296 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| D | clock-sh7786.c | 68 enum { DIV4_I, DIV4_SH, DIV4_B, DIV4_DDR, DIV4_DU, DIV4_P, DIV4_NR }; enumerator
73 struct clk div4_clks[DIV4_NR] = {
|
| D | clock-sh7724.c | 160 enum { DIV4_I, DIV4_SH, DIV4_B, DIV4_P, DIV4_M1, DIV4_NR }; enumerator
165 struct clk div4_clks[DIV4_NR] = {
370 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| D | clock-sh7734.c | 70 enum { DIV4_I, DIV4_S, DIV4_B, DIV4_M, DIV4_S1, DIV4_P, DIV4_NR }; enumerator
75 struct clk div4_clks[DIV4_NR] = {
|