Home
last modified time | relevance | path

Searched refs:DIVIL_MSR_REG (Results 1 – 7 of 7) sorted by relevance

/arch/mips/loongson64/common/cs5536/
Dcs5536_isa.c22 DIVIL_MSR_REG(DIVIL_LBAR_SMB), DIVIL_MSR_REG(DIVIL_LBAR_GPIO),
23 DIVIL_MSR_REG(DIVIL_LBAR_MFGPT), DIVIL_MSR_REG(DIVIL_LBAR_IRQ),
24 DIVIL_MSR_REG(DIVIL_LBAR_PMS), DIVIL_MSR_REG(DIVIL_LBAR_ACPI),
63 _rdmsr(DIVIL_MSR_REG(offset), &hi, &lo); in divil_lbar_enable()
65 _wrmsr(DIVIL_MSR_REG(offset), hi, lo); in divil_lbar_enable()
78 _rdmsr(DIVIL_MSR_REG(offset), &hi, &lo); in divil_lbar_disable()
80 _wrmsr(DIVIL_MSR_REG(offset), hi, lo); in divil_lbar_disable()
198 _rdmsr(DIVIL_MSR_REG(PIC_YSEL_HIGH), &hi, &lo); in pci_isa_write_reg()
203 _wrmsr(DIVIL_MSR_REG(PIC_YSEL_HIGH), hi, lo); in pci_isa_write_reg()
206 _rdmsr(DIVIL_MSR_REG(PIC_YSEL_HIGH), &hi, &lo); in pci_isa_write_reg()
[all …]
Dcs5536_mfgpt.c97 _rdmsr(DIVIL_MSR_REG(DIVIL_LBAR_MFGPT), &basehi, &mfgpt_base); in timer_interrupt()
129 _wrmsr(DIVIL_MSR_REG(MFGPT_IRQ), 0, 0x100); in setup_mfgpt0_timer()
132 _wrmsr(DIVIL_MSR_REG(PIC_ZSEL_LOW), 0, 0x50000); in setup_mfgpt0_timer()
135 _rdmsr(DIVIL_MSR_REG(DIVIL_LBAR_MFGPT), &basehi, &mfgpt_base); in setup_mfgpt0_timer()
Dcs5536_ohci.c63 _rdmsr(DIVIL_MSR_REG(PIC_YSEL_LOW), &hi, &lo); in pci_ohci_write_reg()
67 _wrmsr(DIVIL_MSR_REG(PIC_YSEL_LOW), hi, lo); in pci_ohci_write_reg()
140 _rdmsr(DIVIL_MSR_REG(PIC_YSEL_LOW), &hi, &lo); in pci_ohci_read_reg()
Dcs5536_acc.c54 _rdmsr(DIVIL_MSR_REG(PIC_YSEL_LOW), &hi, &lo); in pci_acc_write_reg()
59 _wrmsr(DIVIL_MSR_REG(PIC_YSEL_LOW), hi, lo); in pci_acc_write_reg()
Dcs5536_ide.c66 _rdmsr(DIVIL_MSR_REG(DIVIL_BALL_OPTS), &hi, &lo); in pci_ide_write_reg()
68 _wrmsr(DIVIL_MSR_REG(DIVIL_BALL_OPTS), hi, lo); in pci_ide_write_reg()
/arch/mips/loongson64/lemote-2f/
Dreset.c49 _rdmsr(DIVIL_MSR_REG(DIVIL_SOFT_RESET), &hi, &lo); in fl2f_reboot()
51 _wrmsr(DIVIL_MSR_REG(DIVIL_SOFT_RESET), hi, lo); in fl2f_reboot()
61 _rdmsr(DIVIL_MSR_REG(DIVIL_LBAR_GPIO), &hi, &lo); in fl2f_shutdown()
/arch/mips/include/asm/mach-loongson64/cs5536/
Dcs5536.h34 #define DIVIL_MSR_REG(offset) (CS5536_DIVIL_MSR_BASE | (offset)) macro