Home
last modified time | relevance | path

Searched refs:DMAC1 (Results 1 – 13 of 13) sorted by relevance

/arch/sh/kernel/cpu/sh3/
Dsetup-sh7710.c25 DMAC1, SCIF0, SCIF1, DMAC2, IPSEC, enumerator
35 INTC_VECT(DMAC1, 0x800), INTC_VECT(DMAC1, 0x820),
36 INTC_VECT(DMAC1, 0x840), INTC_VECT(DMAC1, 0x860),
64 { 0xa400001a, 0, 16, 4, /* IPRE */ { DMAC1, SCIF0, SCIF1 } },
Dsetup-sh7720.c233 DMAC1, LCDC, SSL, enumerator
251 INTC_VECT(USBF_SPD, 0x6e0), INTC_VECT(DMAC1, 0x800),
252 INTC_VECT(DMAC1, 0x820), INTC_VECT(DMAC1, 0x840),
253 INTC_VECT(DMAC1, 0x860), INTC_VECT(LCDC, 0x900),
277 { 0xA414001AUL, 0, 16, 4, /* IPRE */ { DMAC1, 0, LCDC, SSL } },
/arch/sh/kernel/cpu/sh4a/
Dsetup-sh7780.c309 HUDI, DMAC0, SCIF0, DMAC1, CMT, HAC, enumerator
331 INTC_VECT(DMAC1, 0x7c0), INTC_VECT(DMAC1, 0x7e0),
343 INTC_VECT(DMAC1, 0xd80), INTC_VECT(DMAC1, 0xda0),
344 INTC_VECT(DMAC1, 0xdc0), INTC_VECT(DMAC1, 0xde0),
363 PCIINTA, PCISERR, HAC, CMT, 0, 0, DMAC1, DMAC0,
372 { 0xffd4000c, 0, 32, 8, /* INT2PRI3 */ { HUDI, DMAC0, DMAC1 } },
Dsetup-sh7785.c386 HUDI, DMAC0, SCIF0, SCIF1, DMAC1, HSPI, enumerator
413 INTC_VECT(DMAC1, 0x880), INTC_VECT(DMAC1, 0x8a0),
414 INTC_VECT(DMAC1, 0x8c0), INTC_VECT(DMAC1, 0x8e0),
415 INTC_VECT(DMAC1, 0x900), INTC_VECT(DMAC1, 0x920),
416 INTC_VECT(DMAC1, 0x940),
463 PCIINTA, PCISERR, HAC1, HAC0, DMAC1, DMAC0, HUDI, WDT,
476 { 0xffd40010, 0, 32, 8, /* INT2PRI4 */ { HUDI, DMAC0, DMAC1, } },
Dsetup-sh7366.c260 DMAC0, DMAC1, DMAC2, DMAC3, enumerator
284 INTC_VECT(DMAC0, 0x800), INTC_VECT(DMAC1, 0x820),
310 INTC_GROUP(DMAC0123, DMAC0, DMAC1, DMAC2, DMAC3),
323 { VOU, VIO_VEUI, VIO_BEUI, VIO_CEUI, DMAC3, DMAC2, DMAC1, DMAC0 } },
Dsetup-sh7343.c317 DMAC0, DMAC1, DMAC2, DMAC3, enumerator
345 INTC_VECT(DMAC0, 0x800), INTC_VECT(DMAC1, 0x820),
374 INTC_GROUP(DMAC0123, DMAC0, DMAC1, DMAC2, DMAC3),
388 { VOU, VIO_VEUI, VIO_BEUI, VIO_CEUI, DMAC3, DMAC2, DMAC1, DMAC0 } },
Dsetup-sh7722.c535 DMAC0, DMAC1, DMAC2, DMAC3, enumerator
561 INTC_VECT(DMAC0, 0x800), INTC_VECT(DMAC1, 0x820),
588 INTC_GROUP(DMAC0123, DMAC0, DMAC1, DMAC2, DMAC3),
601 { VOU, VIO_VEUI, VIO_BEUI, VIO_CEUI, DMAC3, DMAC2, DMAC1, DMAC0 } },
Dsetup-shx3.c197 DMAC0, DMAC1, enumerator
257 INTC_GROUP(DMAC1, DMAC1_DMINT6, DMAC1_DMINT7, DMAC1_DMINT8,
301 { 0xfe410808, 0, 32, 4, /* INT2PRI2 */ { DMAC1, DMAC0,
/arch/sh/kernel/cpu/sh2/
Dsetup-sh7619.c27 DMAC0, DMAC1, DMAC2, DMAC3, enumerator
45 INTC_IRQ(DMAC0, 104), INTC_IRQ(DMAC1, 105),
56 { 0xf8080006, 0, 16, 4, /* IPRF */ { DMAC0, DMAC1, DMAC2, DMAC3 } },
/arch/sh/kernel/cpu/sh2a/
Dsetup-sh7206.c26 DMAC0, DMAC1, DMAC2, DMAC3, DMAC4, DMAC5, DMAC6, DMAC7, enumerator
55 INTC_IRQ(DMAC1, 112), INTC_IRQ(DMAC1, 113),
112 { 0xfffe0c00, 0, 16, 4, /* IPR06 */ { DMAC0, DMAC1, DMAC2, DMAC3 } },
Dsetup-sh7203.c23 DMAC0, DMAC1, DMAC2, DMAC3, DMAC4, DMAC5, DMAC6, DMAC7, enumerator
56 INTC_IRQ(DMAC1, 112), INTC_IRQ(DMAC1, 113),
143 { 0xfffe0c00, 0, 16, 4, /* IPR06 */ { DMAC0, DMAC1, DMAC2, DMAC3 } },
Dsetup-sh7264.c25 DMAC0, DMAC1, DMAC2, DMAC3, DMAC4, DMAC5, DMAC6, DMAC7, enumerator
63 INTC_IRQ(DMAC1, 112), INTC_IRQ(DMAC1, 113),
196 { 0xfffe0c00, 0, 16, 4, /* IPR06 */ { DMAC0, DMAC1, DMAC2, DMAC3 } },
Dsetup-sh7269.c26 DMAC0, DMAC1, DMAC2, DMAC3, DMAC4, DMAC5, DMAC6, DMAC7, enumerator
67 INTC_IRQ(DMAC1, 112), INTC_IRQ(DMAC1, 113),
213 { 0xfffe0c00, 0, 16, 4, /* IPR06 */ { DMAC0, DMAC1, DMAC2, DMAC3 } },