Home
last modified time | relevance | path

Searched refs:EPPI1_CLKDIV (Results 1 – 3 of 3) sorted by relevance

/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h479 #define EPPI1_CLKDIV 0xffc0131c /* EPPI1 Clock Divide Register */ macro
DcdefBF54x_base.h781 #define bfin_read_EPPI1_CLKDIV() bfin_read16(EPPI1_CLKDIV)
782 #define bfin_write_EPPI1_CLKDIV(val) bfin_write16(EPPI1_CLKDIV, val)
/arch/blackfin/mach-bf609/include/mach/
DdefBF60x_base.h1475 #define EPPI1_CLKDIV 0xFFC1841C /* EPPI1 Clock Divide Register */ macro