Home
last modified time | relevance | path

Searched refs:S5P_PAD_RETENTION_GPIO_LOWPWR (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-exynos/
Dpmu.c195 { S5P_PAD_RETENTION_GPIO_LOWPWR, { 0x1, 0x0, 0x0 } },
296 { S5P_PAD_RETENTION_GPIO_LOWPWR, { 0x1, 0x0, 0x0 } },
Dregs-pmu.h101 #define S5P_PAD_RETENTION_GPIO_LOWPWR 0x1220 macro