Home
last modified time | relevance | path

Searched refs:SPORT1_TCR1 (Results 1 – 25 of 33) sorted by relevance

12

/arch/blackfin/mach-bf537/boards/
Dcm_bf537e.c190 .start = SPORT1_TCR1,
191 .end = SPORT1_TCR1 + 0xFF,
622 .start = SPORT1_TCR1,
Dminotaur.c451 .start = SPORT1_TCR1,
Dstamp.c863 .regs_base = (void *)SPORT1_TCR1,
1480 .start = SPORT1_TCR1,
1481 .end = SPORT1_TCR1 + 0xFF,
2382 .start = SPORT1_TCR1,
Dcm_bf537u.c519 .start = SPORT1_TCR1,
Dtcm_bf537.c521 .start = SPORT1_TCR1,
/arch/blackfin/mach-bf533/boards/
Dblackstamp.c306 .start = SPORT1_TCR1,
Dcm_bf533.c333 .start = SPORT1_TCR1,
Dstamp.c412 .start = SPORT1_TCR1,
/arch/blackfin/mach-bf518/boards/
Dtcm-bf518.c534 .start = SPORT1_TCR1,
Dezbrd.c612 .start = SPORT1_TCR1,
/arch/blackfin/mach-bf533/include/mach/
DdefBF532.h146 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
DcdefBF532.h616 #define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
617 #define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1,val)
/arch/blackfin/mach-bf527/boards/
Dad7160eval.c635 .start = SPORT1_TCR1,
Dezbrd.c655 .start = SPORT1_TCR1,
Dtll6527m.c759 .start = SPORT1_TCR1,
Dcm_bf527.c781 .start = SPORT1_TCR1,
Dezkit.c1040 .start = SPORT1_TCR1,
/arch/blackfin/mach-bf538/boards/
Dezkit.c318 .start = SPORT1_TCR1,
/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h184 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
DcdefBF512.h299 #define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
300 #define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1, val)
/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h182 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
/arch/blackfin/mach-bf561/include/mach/
DdefBF561.h258 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
/arch/blackfin/mach-bf548/boards/
Dcm_bf548.c594 .start = SPORT1_TCR1,
/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h160 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
/arch/blackfin/mach-bf538/include/mach/
DdefBF538.h151 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro

12