Searched refs:USER (Results 1 – 17 of 17) sorted by relevance
| /arch/xtensa/kernel/ |
| D | traps.c | 79 #define USER 0x02 macro
82 { EXCCAUSE_COPROCESSOR ## x ## _DISABLED, USER, fast_coprocessor }
94 { EXCCAUSE_SYSTEM_CALL, USER, fast_syscall_user },
99 { EXCCAUSE_ALLOCA, USER|KRNL, fast_alloca },
104 { EXCCAUSE_UNALIGNED, USER, fast_unaligned },
111 { EXCCAUSE_ITLB_MISS, USER|KRNL, fast_second_level_miss},
116 { EXCCAUSE_DTLB_MISS, USER|KRNL, fast_second_level_miss},
121 { EXCCAUSE_STORE_CACHE_ATTRIBUTE, USER|KRNL, fast_store_prohibited },
402 if (fast && fast & USER) in trap_init()
|
| /arch/arm64/include/asm/ |
| D | alternative.h | 226 USER(\l, ldp \reg1, \reg2, [\addr], \post_inc)
229 USER(\l, stp \reg1, \reg2, [\addr], \post_inc)
232 USER(\l, \inst \reg, [\addr], \post_inc)
|
| D | assembler.h | 130 #define USER(l, x...) \ macro
|
| /arch/x86/kernel/cpu/mcheck/ |
| D | mce-severity.c | 50 #define USER .context = IN_USER macro
128 USER
133 USER
|
| /arch/arm/kernel/ |
| D | entry-common.S | 178 USER( ldreq r10, [lr, #-4] ) @ get SWI instruction
180 USER( ldr r10, [lr, #-4] ) @ get SWI instruction
193 USER( ldreq scno, [lr, #-4] )
197 USER( ldr scno, [lr, #-4] ) @ get SWI instruction
|
| D | entry-header.S | 171 @ Store/load the USER SP and LR registers by switching to the SYS
|
| /arch/arm/lib/ |
| D | clear_user.S | 47 USER( strnebt r2, [r0])
|
| /arch/unicore32/lib/ |
| D | clear_user.S | 46 USER( stb.u r2, [r0])
|
| /arch/unicore32/include/asm/ |
| D | assembler.h | 57 #define USER(x...) \ macro
|
| /arch/arm64/mm/ |
| D | cache.S | 67 USER(9f, ic ivau, x4 ) // invalidate I line PoU
|
| /arch/unicore32/kernel/ |
| D | entry.S | 732 .long __intr_user @ 0 (USER)
743 .long __dabt_user @ 0 (USER)
754 .long __pabt_user @ 0 (USER)
765 .long __extn_user @ 0 (USER)
|
| /arch/arm/include/asm/ |
| D | assembler.h | 240 #define USER(x...) \
386 @ introduced by the USER macro
|
| /arch/arm/mm/ |
| D | cache-v7.S | 281 USER( mcr p15, 0, r12, c7, c11, 1 ) @ clean D line to the point of unification
290 USER( mcr p15, 0, r12, c7, c5, 1 ) @ invalidate I line
|
| D | cache-v6.S | 137 USER( mcr p15, 0, r0, c7, c10, 1 ) @ clean D line
|
| /arch/tile/include/hv/ |
| D | hypervisor.h | 2412 _HV_BIT(user, USER) in _HV_BIT()
|
| /arch/x86/kernel/ |
| D | head_32.S | 459 movl $(__USER_DS),%eax # DS/ES contains default USER segment
|
| /arch/x86/ |
| D | Kconfig | 2317 bool "Ignore USER SUSPEND"
2319 This option will ignore USER SUSPEND requests. On machines with a
|