Searched refs:c5_IFSR (Results 1 – 7 of 7) sorted by relevance
| /arch/arm/include/asm/ |
| D | kvm_asm.h | 35 #define c5_IFSR 13 /* Instruction Fault Status Register */ macro
|
| /arch/arm64/include/asm/ |
| D | kvm_asm.h | 71 #define c5_IFSR (IFSR32_EL2 * 2)/* Instruction Fault Status Register */ macro
|
| /arch/arm/kvm/ |
| D | emulate.c | 362 vcpu->arch.cp15[c5_IFSR] = 1 << 9 | 0x22; in inject_abt()
364 vcpu->arch.cp15[c5_IFSR] = 2; in inject_abt()
|
| D | interrupts_head.S | 297 str r7, [vcpu, #CP15_OFFSET(c5_IFSR)]
352 ldr r7, [vcpu, #CP15_OFFSET(c5_IFSR)]
|
| D | coproc.c | 305 access_vm_reg, reset_unknown, c5_IFSR },
|
| /arch/arm64/kvm/ |
| D | inject_fault.c | 81 fsr = &vcpu_cp15(vcpu, c5_IFSR); in inject_abt32()
|
| D | sys_regs.c | 873 { Op1( 0), CRn( 5), CRm( 0), Op2( 1), access_vm_reg, NULL, c5_IFSR },
|