Home
last modified time | relevance | path

Searched refs:clkdm_offs (Results 1 – 9 of 9) sorted by relevance

/arch/arm/mach-omap2/
Dclockdomains33xx_data.c29 .clkdm_offs = AM33XX_CM_PER_L4LS_CLKSTCTRL_OFFSET,
37 .clkdm_offs = AM33XX_CM_PER_L3S_CLKSTCTRL_OFFSET,
45 .clkdm_offs = AM33XX_CM_PER_L4FW_CLKSTCTRL_OFFSET,
53 .clkdm_offs = AM33XX_CM_PER_L3_CLKSTCTRL_OFFSET,
61 .clkdm_offs = AM33XX_CM_PER_L4HS_CLKSTCTRL_OFFSET,
69 .clkdm_offs = AM33XX_CM_PER_OCPWP_L3_CLKSTCTRL_OFFSET,
77 .clkdm_offs = AM33XX_CM_PER_PRUSS_CLKSTCTRL_OFFSET,
85 .clkdm_offs = AM33XX_CM_PER_CPSW_CLKSTCTRL_OFFSET,
93 .clkdm_offs = AM33XX_CM_PER_LCDC_CLKSTCTRL_OFFSET,
101 .clkdm_offs = AM33XX_CM_PER_CLK_24MHZ_CLKSTCTRL_OFFSET,
[all …]
Dclockdomains43xx_data.c23 .clkdm_offs = AM43XX_CM_CEFUSE_CEFUSE_CDOFFS,
32 .clkdm_offs = AM43XX_CM_MPU_MPU_CDOFFS,
41 .clkdm_offs = AM43XX_CM_PER_L4LS_CDOFFS,
50 .clkdm_offs = AM43XX_CM_TAMPER_TAMPER_CDOFFS,
59 .clkdm_offs = AM43XX_CM_RTC_RTC_CDOFFS,
68 .clkdm_offs = AM43XX_CM_PER_ICSS_CDOFFS,
77 .clkdm_offs = AM43XX_CM_PER_OCPWP_L3_CDOFFS,
86 .clkdm_offs = AM43XX_CM_WKUP_L3S_TSC_CDOFFS,
95 .clkdm_offs = AM43XX_CM_PER_DSS_CDOFFS,
104 .clkdm_offs = AM43XX_CM_WKUP_L3_AON_CDOFFS,
[all …]
Dclockdomains81xx_data.c42 .clkdm_offs = TI81XX_CM_ALWON_L3_SLOW_CLKDM,
50 .clkdm_offs = TI81XX_CM_ALWON_L3_MED_CLKDM,
58 .clkdm_offs = TI81XX_CM_ALWON_L3_FAST_CLKDM,
66 .clkdm_offs = TI81XX_CM_ETHERNET_CLKDM,
74 .clkdm_offs = TI81XX_CM_MMU_CLKDM,
82 .clkdm_offs = TI81XX_CM_MMUCFG_CLKDM,
92 .clkdm_offs = TI81XX_CM_ALWON_MPU_CLKDM,
100 .clkdm_offs = TI816X_CM_ACTIVE_GEM_CLKDM,
108 .clkdm_offs = TI816X_CM_IVAHD0_CLKDM,
116 .clkdm_offs = TI816X_CM_IVAHD1_CLKDM,
[all …]
Dclockdomains54xx_data.c172 .clkdm_offs = OMAP54XX_CM_CORE_CORE_L4SEC_CDOFFS,
184 .clkdm_offs = OMAP54XX_CM_CORE_IVA_IVA_CDOFFS,
196 .clkdm_offs = OMAP54XX_CM_CORE_CORE_MIPIEXT_CDOFFS,
207 .clkdm_offs = OMAP54XX_CM_CORE_CORE_L3MAIN2_CDOFFS,
217 .clkdm_offs = OMAP54XX_CM_CORE_CORE_L3MAIN1_CDOFFS,
227 .clkdm_offs = OMAP54XX_CM_CORE_CUSTEFUSE_CUSTEFUSE_CDOFFS,
236 .clkdm_offs = OMAP54XX_CM_CORE_CORE_IPU_CDOFFS,
248 .clkdm_offs = OMAP54XX_CM_CORE_CORE_L4CFG_CDOFFS,
258 .clkdm_offs = OMAP54XX_CM_CORE_AON_ABE_ABE_CDOFFS,
268 .clkdm_offs = OMAP54XX_CM_CORE_DSS_DSS_CDOFFS,
[all …]
Dclockdomains44xx_data.c161 .clkdm_offs = OMAP4430_CM2_CEFUSE_CEFUSE_CDOFFS,
170 .clkdm_offs = OMAP4430_CM2_CORE_L4CFG_CDOFFS,
180 .clkdm_offs = OMAP4430_CM1_TESLA_TESLA_CDOFFS,
192 .clkdm_offs = OMAP4430_CM2_GFX_GFX_CDOFFS,
204 .clkdm_offs = OMAP4430_CM2_IVAHD_IVAHD_CDOFFS,
216 .clkdm_offs = OMAP4430_CM2_L4PER_L4SEC_CDOFFS,
228 .clkdm_offs = OMAP4430_CM2_L4PER_L4PER_CDOFFS,
238 .clkdm_offs = OMAP4430_CM1_ABE_ABE_CDOFFS,
248 .clkdm_offs = OMAP4430_CM2_CORE_L3INSTR_CDOFFS,
256 .clkdm_offs = OMAP4430_CM2_L3INIT_L3INIT_CDOFFS,
[all …]
Dclockdomains7xx_data.c320 .clkdm_offs = DRA7XX_CM_CORE_L4PER_L4PER3_CDOFFS,
330 .clkdm_offs = DRA7XX_CM_CORE_L4PER_L4PER2_CDOFFS,
342 .clkdm_offs = DRA7XX_MPU_PRCM_CM_C0_CPU0_CDOFFS,
351 .clkdm_offs = DRA7XX_CM_CORE_IVA_IVA_CDOFFS,
363 .clkdm_offs = DRA7XX_CM_CORE_COREAON_COREAON_CDOFFS,
372 .clkdm_offs = DRA7XX_CM_CORE_AON_IPU_IPU1_CDOFFS,
384 .clkdm_offs = DRA7XX_CM_CORE_CORE_IPU2_CDOFFS,
396 .clkdm_offs = DRA7XX_CM_CORE_L3INIT_L3INIT_CDOFFS,
408 .clkdm_offs = DRA7XX_CM_CORE_L4PER_L4SEC_CDOFFS,
420 .clkdm_offs = DRA7XX_CM_CORE_CORE_L3MAIN1_CDOFFS,
[all …]
Dcminst44xx.c363 clkdm1->cm_inst, clkdm1->clkdm_offs + in omap4_clkdm_add_wkup_sleep_dep()
373 clkdm1->cm_inst, clkdm1->clkdm_offs + in omap4_clkdm_del_wkup_sleep_dep()
383 clkdm1->clkdm_offs + in omap4_clkdm_read_wkup_sleep_dep()
405 clkdm->cm_inst, clkdm->clkdm_offs + in omap4_clkdm_clear_all_wkup_sleep_deps()
415 clkdm->clkdm_offs); in omap4_clkdm_sleep()
419 clkdm->clkdm_offs); in omap4_clkdm_sleep()
429 clkdm->cm_inst, clkdm->clkdm_offs); in omap4_clkdm_wakeup()
436 clkdm->cm_inst, clkdm->clkdm_offs); in omap4_clkdm_allow_idle()
446 clkdm->clkdm_offs); in omap4_clkdm_deny_idle()
476 clkdm->cm_inst, clkdm->clkdm_offs); in omap4_clkdm_clk_disable()
Dcm33xx.c299 am33xx_cm_clkdm_force_sleep(clkdm->cm_inst, clkdm->clkdm_offs); in am33xx_clkdm_sleep()
305 am33xx_cm_clkdm_force_wakeup(clkdm->cm_inst, clkdm->clkdm_offs); in am33xx_clkdm_wakeup()
311 am33xx_cm_clkdm_enable_hwsup(clkdm->cm_inst, clkdm->clkdm_offs); in am33xx_clkdm_allow_idle()
316 am33xx_cm_clkdm_disable_hwsup(clkdm->cm_inst, clkdm->clkdm_offs); in am33xx_clkdm_deny_idle()
331 hwsup = am33xx_cm_is_clkdm_in_hwsup(clkdm->cm_inst, clkdm->clkdm_offs); in am33xx_clkdm_clk_disable()
Dclockdomain.h137 const u16 clkdm_offs; member