Searched refs:ctrl_reg (Results 1 – 4 of 4) sorted by relevance
| /arch/arm64/kernel/ |
| D | hw_breakpoint.c | 236 int i, max_slots, ctrl_reg, val_reg, reg_enable; in hw_breakpoint_control() local
242 ctrl_reg = AARCH64_DBG_REG_BCR; in hw_breakpoint_control()
249 ctrl_reg = AARCH64_DBG_REG_WCR; in hw_breakpoint_control()
275 write_wb_reg(ctrl_reg, i, in hw_breakpoint_control()
280 write_wb_reg(ctrl_reg, i, 0); in hw_breakpoint_control()
627 u32 ctrl_reg; in breakpoint_handler() local
651 ctrl_reg = read_wb_reg(AARCH64_DBG_REG_BCR, i); in breakpoint_handler()
652 decode_ctrl_reg(ctrl_reg, &ctrl); in breakpoint_handler()
738 u32 ctrl_reg; in watchpoint_handler() local
769 ctrl_reg = read_wb_reg(AARCH64_DBG_REG_WCR, i); in watchpoint_handler()
[all …]
|
| /arch/arm/kernel/ |
| D | hw_breakpoint.c | 305 u32 ctrl_reg; in get_max_wp_len() local
314 ctrl_reg = encode_ctrl_reg(ctrl); in get_max_wp_len()
317 write_wb_reg(ARM_BASE_WCR, ctrl_reg); in get_max_wp_len()
318 if ((read_wb_reg(ARM_BASE_WCR) & ctrl_reg) == ctrl_reg) in get_max_wp_len()
701 u32 val, ctrl_reg, alignment_mask; in watchpoint_handler() local
738 ctrl_reg = read_wb_reg(ARM_BASE_WCR + i); in watchpoint_handler()
739 decode_ctrl_reg(ctrl_reg, &ctrl); in watchpoint_handler()
817 u32 ctrl_reg, val, addr; in breakpoint_handler() local
844 ctrl_reg = read_wb_reg(ARM_BASE_BCR + i); in breakpoint_handler()
845 decode_ctrl_reg(ctrl_reg, &ctrl); in breakpoint_handler()
|
| /arch/powerpc/platforms/52xx/ |
| D | mpc52xx_pic.c | 178 u32 ctrl_reg, type; in mpc52xx_extirq_set_type() local
194 ctrl_reg = in_be32(&intr->ctrl); in mpc52xx_extirq_set_type()
195 ctrl_reg &= ~(0x3 << (22 - (l2irq * 2))); in mpc52xx_extirq_set_type()
196 ctrl_reg |= (type << (22 - (l2irq * 2))); in mpc52xx_extirq_set_type()
197 out_be32(&intr->ctrl, ctrl_reg); in mpc52xx_extirq_set_type()
|
| /arch/x86/kvm/ |
| D | pmu.h | 11 #define fixed_ctrl_field(ctrl_reg, idx) (((ctrl_reg) >> ((idx)*4)) & 0xf) argument
|