Home
last modified time | relevance | path

Searched refs:destination (Results 1 – 25 of 53) sorted by relevance

123

/arch/m68k/fpsp040/
Dsto_res.S6 | users destination register then fp0 is moved to the
7 | correct floating-point destination register. fp0 and fp1
14 | Output: moves the result to the true destination reg or mem
16 | Modifies: destination floating point register
34 bfextu CMDREG1B(%a6){#13:#3},%d0 |extract cos destination
67 bfextu CMDREG1B(%a6){#6:#3},%d0 |extract destination register
Dx_ovfl.S10 | destination format.
15 | destination. If the instruction is not move_out, then the
16 | destination is not affected. For 68881 compatibility, the
17 | following values should be stored at the destination, based
Dx_snan.S171 | Store to the users destination address
174 beqs wrt_dn |destination is a data register
193 | Store to the users destination address
196 beqs wrt_dn |destination is a data register
215 | Store to the users destination address
218 beqs wrt_dn |destination is a data register
258 cmpib #3,%d0 |check for nan in destination
259 bnes issrc |destination nan has priority
Dx_unfl.S11 | it is equal to the denormalized exponent for the destination
13 | destination format.
224 | ;If destination format is sgl/dbl,
Dskeleton.S394 | a1 - user destination address
401 | the 68040 always reads the destination address and thus the page
439 | a1 - supervisor destination address
443 | destination address on the supervisor stack. Also like mem_write,
Dx_operr.S245 | is required to determine the destination.
277 movel EXC_EA(%a6),%a1 |put user destination address in a1
306 | with correct data written to the destination.
Dx_store.S83 bfextu %d0{#6:#3},%d0 |extract destination register
103 | a0 -> destination address
Dutil.S164 | This sets the round precision according to the destination size.
169 | ;for fmovout, the destination format
325 | get destination format - this is the also the rounding precision
349 | For move out instructions (opclass 011) the destination format
433 | g_dfmtou --- put destination format in d0{1:0}
/arch/xtensa/boot/boot-redboot/
Dbootstrap.S183 # a6 destination
184 # a7 maximum size of destination
197 # a6 destination start
198 # a7 maximum size of destination
201 # a10 destination end
/arch/metag/lib/
Dmemcpy.S13 MOV A0.2, D1Ar1 ! destination pointer
33 ANDS D1Ar5, D1Ar1, #7 ! test destination alignment
36 ! The destination address is not 8 byte aligned. We will copy bytes from
37 ! the source to the destination until the remaining data has an 8 byte
38 ! destination address alignment (i.e we should never copy more than 7
57 ! Both source and destination are 8 byte aligned - the easy case.
79 ! The destination is 8 byte aligned but the source is not, and there are 8
/arch/powerpc/include/asm/
Depapr_hcalls.h137 uint32_t config, unsigned int priority, uint32_t destination) in ev_int_set_config() argument
149 r6 = destination; in ev_int_set_config()
169 uint32_t *config, unsigned int *priority, uint32_t *destination) in ev_int_get_config() argument
187 *destination = r6; in ev_int_get_config()
/arch/sh/lib64/
Dstrcpy.S3 ! Entry: arg0: destination
5 ! Exit: result: destination
Dcopy_page.S75 alloco r2, 0x40 ! alloc destination line 2 lines ahead
Dcopy_user_memcpy.S8 ! Entry: ARG0: destination pointer
12 ! Exit: RESULT: destination pointer
Dmemcpy.S10 ! Entry: ARG0: destination pointer
14 ! Exit: RESULT: destination pointer
/arch/m68k/ifpsp060/
Dos.S80 | a1 - user destination address
111 | a1 - supervisor destination address
237 | a0 - user destination address
259 | a0 - user destination address
283 | a0 - user destination address
/arch/cris/arch-v10/lib/
Dcsumcpfruser.S49 ;; Clear the rest of the destination area using memset. Preserve the
/arch/cris/arch-v32/lib/
Dcsumcpfruser.S51 ;; Clear the rest of the destination area using memset. Preserve the
/arch/cris/boot/compressed/
Dhead_v10.S71 move.d basse, $r1 ; destination
72 move.d _edata, $r2 ; end destination
/arch/arm/lib/
Dcsumpartial.S111 tst buf, #3 @ Test destination alignment
112 blne .Lnot_aligned @ align destination, return here
/arch/microblaze/
DKconfig.platform15 fine if both source and destination are aligned on the same
/arch/arm/boot/bootp/
Dinit.S80 .word initrd_phys @ destination initrd address
/arch/mips/include/asm/
Duaccess.h794 #define __MODULE_JAL(destination) \ argument
796 __UA_LA "\t$1, " #destination "\n\t" \
800 #define __MODULE_JAL(destination) \ argument
801 "jal\t" #destination "\n\t"
/arch/alpha/lib/
Dev6-memset.S87 subq $16,$3,$16 # E : $16 is new aligned destination
265 subq $16,$3,$16 # E : $16 is new aligned destination
453 subq $16,$3,$16 # E : $16 is new aligned destination
/arch/alpha/boot/
Dbootpz.c48 extern int decompress_kernel(void* destination, void *source,

123