Home
last modified time | relevance | path

Searched refs:exc (Results 1 – 15 of 15) sorted by relevance

/arch/unicore32/kernel/
Dfpu-ucf64.c81 u32 exc = F64_EXCEPTION_ERROR & fpexc; in ucf64_exchandler() local
86 if (exc & FPSCR_CMPINSTR_BIT) { in ucf64_exchandler()
87 if (exc & FPSCR_CON) in ucf64_exchandler()
91 exc &= ~(FPSCR_CMPINSTR_BIT | FPSCR_CON); in ucf64_exchandler()
110 tmp |= exc; in ucf64_exchandler()
/arch/powerpc/include/asm/
Dcode-patching.h40 void __patch_exception(int exc, unsigned long addr);
41 #define patch_exception(exc, name) do { \ argument
43 __patch_exception((exc), (unsigned long)&name); \
/arch/m68k/fpsp040/
Dgen_except.S90 movel USER_FPSR(%a6),FPSR_SHADOW(%a1) |set exc bits
145 movel USER_FPSR(%a6),FPSR_SHADOW(%a6) |set exc bits
154 andb FPSR_EXCEPT(%a6),%d0 |and in the fpsr exc byte
159 | ;based on first enabled exc
210 | the case of the ovfl exc without the ovfl enabled, but with
219 | ;it is an unsupp or unimp exc
350 | the exc taken will be inex2.
362 movel USER_FPSR(%a6),FPSR_SHADOW(%a1) |set exc bits
Dx_unimp.S69 fsave -(%a7) |capture possible exc state
Dkernel_ex.S69 btstb #dz_bit,FPCR_ENABLE(%a6) |test FPCR for dz exc enabled
74 btstb #dz_bit,FPCR_ENABLE(%a6) |test FPCR for dz exc enabled
Ddecbin.S439 clrl %d3 |clear d3 to force no exc and extended
500 beqs no_exc |skip this if no exc
Ddo_func.S508 bra t_inx2 |set inex2 exc
515 bra t_inx2 |set inex2 exc
Dscale.S50 fmovel #0,%fpcr |clr user enabled exc
Dx_snan.S144 movel EXC_EA(%a6),%a0 |get <ea> from exc frame
Dbindec.S290 | d4: exc picture/LEN
/arch/mips/include/asm/octeon/
Dcvmx-pemx-defs.h521 uint64_t exc:1; member
543 uint64_t exc:1;
567 uint64_t exc:1; member
589 uint64_t exc:1;
613 uint64_t exc:1; member
635 uint64_t exc:1;
/arch/alpha/kernel/
Dosf_sys.c847 unsigned long exc, swcr, fpcr, fex; in SYSCALL_DEFINE5() local
850 if (get_user(exc, (unsigned long __user *)buffer)) in SYSCALL_DEFINE5()
853 exc &= IEEE_STATUS_MASK; in SYSCALL_DEFINE5()
856 swcr = (*state & IEEE_SW_MASK) | exc; in SYSCALL_DEFINE5()
857 *state |= exc; in SYSCALL_DEFINE5()
866 fex = (exc >> IEEE_STATUS_TO_EXCSUM_SHIFT) & swcr; in SYSCALL_DEFINE5()
/arch/powerpc/lib/
Dcode-patching.c192 void __patch_exception(int exc, unsigned long addr) in __patch_exception() argument
203 patch_branch(ibase + (exc / 4) + 1, addr, 0); in __patch_exception()
/arch/m68k/ifpsp060/src/
Dfpsp.S1381 # restore exc state (SNAN||OPERR||OVFL||UNFL||DZ||INEX) into the FPU;
1403 mov.w (tbl_except.b,%pc,%d0.w*2),2+FP_SRC(%a6) # create exc status
1758 # frame or it will get overwritten when the exc stack frame is shifted "down".
1959 # restore exc state (SNAN||OPERR||OVFL||UNFL||DZ||INEX) into the FPU;
2413 # the handler exits through _fpsp_done(). If an enabled exc has been #
3808 # _fpsp_fline(): 060FPSP entry point for "Line F emulator" exc. #
11774 bset &unfl_bit,FPSR_EXCEPT(%a6) # set unfl exc bit
13493 bset &unfl_bit,FPSR_EXCEPT(%a6) # set unfl exc bit
13595 bset &unfl_bit,FPSR_EXCEPT(%a6) # set unfl exc bit
13774 mov.b %d0,FPSR_CC(%a6) # set ccode bits(no exc bits are set)
[all …]
Dpfpsp.S1380 # restore exc state (SNAN||OPERR||OVFL||UNFL||DZ||INEX) into the FPU;
1402 mov.w (tbl_except.b,%pc,%d0.w*2),2+FP_SRC(%a6) # create exc status
1757 # frame or it will get overwritten when the exc stack frame is shifted "down".
1958 # restore exc state (SNAN||OPERR||OVFL||UNFL||DZ||INEX) into the FPU;
2412 # the handler exits through _fpsp_done(). If an enabled exc has been #