Home
last modified time | relevance | path

Searched refs:ref_clk (Results 1 – 13 of 13) sorted by relevance

/arch/arm/boot/dts/
Dpicoxcell-pc3x3.dtsi51 ref-clock = <&ref_clk>, "ref";
59 ref-clock = <&ref_clk>, "ref";
67 ref-clock = <&ref_clk>, "ref";
75 ref-clock = <&ref_clk>, "ref";
83 ref-clock = <&ref_clk>, "ref";
91 ref-clock = <&ref_clk>, "ref";
99 ref-clock = <&ref_clk>, "ref";
107 ref-clock = <&ref_clk>, "ref";
115 ref-clock = <&ref_clk>, "ref";
123 ref-clock = <&ref_clk>, "ref";
[all …]
Dpicoxcell-pc7302-pc3x2.dts30 ref_clk: clock@1 { label
Dzynq-7000.dtsi179 clock-names = "ref_clk", "pclk";
191 clock-names = "ref_clk", "pclk";
300 clock-names = "ref_clk";
Dpicoxcell-pc7302-pc3x3.dts30 ref_clk: clock@10 { label
Dpicoxcell-pc3x2.dtsi44 ref-clock = <&ref_clk>, "ref";
/arch/mips/netlogic/xlp/
Dnlm_hal.c312 u64 sysbase, pll_out_freq_num, ref_clk_select, clockbase, ref_clk; in nlm_xlp2_get_pic_frequency() local
327 ref_clk = 200000000ULL; in nlm_xlp2_get_pic_frequency()
331 ref_clk = 100000000ULL; in nlm_xlp2_get_pic_frequency()
335 ref_clk = 125000000ULL; in nlm_xlp2_get_pic_frequency()
339 ref_clk = 400000000ULL; in nlm_xlp2_get_pic_frequency()
431 pll_out_freq_num = ((ref_clk >> 1) * (6 + mdiv)) + fdiv; in nlm_xlp2_get_pic_frequency()
/arch/arm/mach-davinci/
Ddm646x.c64 static struct clk ref_clk = { variable
77 .parent = &ref_clk,
153 .parent = &ref_clk,
310 .parent = &ref_clk,
317 .parent = &ref_clk,
323 CLK(NULL, "ref", &ref_clk),
Ddm644x.c55 static struct clk ref_clk = { variable
62 .parent = &ref_clk,
110 .parent = &ref_clk,
288 CLK(NULL, "ref", &ref_clk),
Ddm355.c57 static struct clk ref_clk = { variable
65 .parent = &ref_clk,
143 .parent = &ref_clk,
340 CLK(NULL, "ref", &ref_clk),
Ddm365.c68 static struct clk ref_clk = { variable
75 .parent = &ref_clk,
164 .parent = &ref_clk,
362 .parent = &ref_clk,
428 CLK(NULL, "ref", &ref_clk),
Dda850.c60 static struct clk ref_clk = { variable
68 .parent = &ref_clk,
139 .parent = &ref_clk,
441 CLK(NULL, "ref", &ref_clk),
Dda830.c46 static struct clk ref_clk = { variable
53 .parent = &ref_clk,
377 CLK(NULL, "ref", &ref_clk),
/arch/arm64/boot/dts/xilinx/
Dzynqmp.dtsi268 clock-names = "ref_clk", "pclk";
280 clock-names = "ref_clk", "pclk";