Home
last modified time | relevance | path

Searched refs:AR_CR (Results 1 – 9 of 9) sorted by relevance

/drivers/net/wireless/ath/ath9k/
Dar9003_wow.c44 REG_WRITE(ah, AR_CR, AR_CR_RXD); in ath9k_hw_set_powermode_wow_sleep()
46 if (!ath9k_hw_wait(ah, AR_CR, AR_CR_RXE, 0, AH_WAIT_TIMEOUT)) { in ath9k_hw_set_powermode_wow_sleep()
48 REG_READ(ah, AR_CR), REG_READ(ah, AR_DIAG_SW)); in ath9k_hw_set_powermode_wow_sleep()
Dmac.c705 REG_WRITE(ah, AR_CR, AR_CR_RXD); in ath9k_hw_stopdmarecv()
709 if ((REG_READ(ah, AR_CR) & AR_CR_RXE) == 0) in ath9k_hw_stopdmarecv()
729 REG_READ(ah, AR_CR), in ath9k_hw_stopdmarecv()
Dar9002_phy.c545 REG_WRITE(ah, AR_CR, AR_CR_RXD); in ar9002_hw_tx99_start()
Dar9002_mac.c24 REG_WRITE(ah, AR_CR, AR_CR_RXE); in ar9002_hw_rx_enable()
Dar9003_mac.c23 REG_WRITE(hw, AR_CR, 0); in ar9003_hw_rx_enable()
Dreg.h22 #define AR_CR 0x0008 macro
Ddebug.c467 seq_printf(file, "AR_CR: 0x%x\n", REG_READ_D(ah, AR_CR)); in read_file_dma()
Dar9003_phy.c1819 REG_WRITE(ah, AR_CR, AR_CR_RXD); in ar9003_hw_tx99_start()
Dhw.c1492 (REG_READ(ah, AR_CR) & AR_CR_RXE)) in ath9k_hw_chip_reset()