Home
last modified time | relevance | path

Searched refs:BIT_0 (Results 1 – 25 of 33) sorted by relevance

12

/drivers/scsi/qla2xxx/
Dqla_fw.h18 #define FO1_ENABLE_8016 BIT_0
27 #define PDO_FORCE_PLOGI BIT_0
409 #define BD_WRITE_DATA BIT_0
448 #define CF_WRITE_DATA BIT_0
490 #define TMF_WRITE_DATA BIT_0
568 #define SF_FCP_RSP_DMA BIT_0
856 #define TCF_CLEAR_ACA BIT_0
879 #define AOF_NO_ABTS BIT_0 /* Do not send any ABTS. */
973 #define CSRX_ISP_SOFT_RESET BIT_0 /* ISP soft reset. */
1042 #define GPDX_DATA_INOUT (BIT_1|BIT_0)
[all …]
Dqla_def.h61 #define BIT_0 0x1 macro
145 #define IDC_DEVICE_STATE_CHANGE BIT_0
165 #define QLA83XX_IDC_RESET_DISABLED BIT_0
303 #define SRB_DMA_VALID BIT_0 /* Command sent to ISP */
319 #define SRB_LOGIN_RETRIED BIT_0
337 #define SRB_FXDISC_REQ_DMA_VALID BIT_0
441 #define CSR_ISP_SOFT_RESET BIT_0 /* ISP soft reset */
459 #define NVR_CLOCK BIT_0
714 #define MBX_DMA_IN BIT_0
727 #define MBX_DMA_IN BIT_0
[all …]
Dqla_target.h160 #define NOTIFY24XX_FLAGS_PUREX_IOCB BIT_0
304 #define ATIO_EXEC_WRITE BIT_0
525 #define CTIO7_FLAGS_DATA_OUT BIT_0 /* data from initiator */
627 #define ABTS_PARAM_ABORT_SEQ BIT_0
665 #define ABTS_CONTR_FLG_TERM_EXCHG BIT_0
Dqla_init.c1992 swing = ha->fw_seriallink_options[2] & (BIT_2 | BIT_1 | BIT_0); in qla2x00_update_fw_options()
1996 (BIT_3 | BIT_2 | BIT_1 | BIT_0); in qla2x00_update_fw_options()
2006 ((rx_sens & (BIT_1 | BIT_0)) << 2) | in qla2x00_update_fw_options()
2007 (tx_sens & (BIT_1 | BIT_0)); in qla2x00_update_fw_options()
2012 emphasis = ha->fw_seriallink_options[3] & (BIT_1 | BIT_0); in qla2x00_update_fw_options()
2014 (BIT_3 | BIT_2 | BIT_1 | BIT_0); in qla2x00_update_fw_options()
2024 ((rx_sens & (BIT_1 | BIT_0)) << 2) | in qla2x00_update_fw_options()
2025 (tx_sens & (BIT_1 | BIT_0)); in qla2x00_update_fw_options()
2054 if ((le16_to_cpu(ha->fw_seriallink_options24[0]) & BIT_0) == 0) in qla24xx_update_fw_options()
2725 nv->firmware_options[1] |= (BIT_5 | BIT_0); in qla2x00_nvram_config()
[all …]
Dqla_tmpl.h58 #define CAPTURE_FLAG_PHYS_ONLY BIT_0
Dqla_mbx.c128 if (mboxes & BIT_0) { in qla2x00_mailbox_command()
255 if (mboxes & BIT_0) { in qla2x00_mailbox_command()
451 #define EXTENDED_BB_CREDITS BIT_0
1270 mcp->mb[1] = BIT_0; in qla2x00_init_firmware()
1903 if (opt & BIT_0) in qla24xx_login_fabric()
1967 mb[1] = BIT_0; in qla24xx_login_fabric()
1972 mb[10] |= BIT_0; /* Class 2. */ in qla24xx_login_fabric()
3025 mcp->mb[1] = BIT_0; in qla2x00_set_serdes_params()
3317 mcp->mb[2] = BIT_0; in qla2x00_set_idma_speed()
3318 mcp->mb[3] = port_speed & (BIT_5|BIT_4|BIT_3|BIT_2|BIT_1|BIT_0); in qla2x00_set_idma_speed()
[all …]
Dqla_isr.c79 if (RD_REG_WORD(&reg->semaphore) & BIT_0) { in qla2100_intr_handler()
287 if ((cnt == 4 || cnt == 5) && (mboxes & BIT_0)) in qla2x00_mbx_completion()
289 else if (mboxes & BIT_0) in qla2x00_mbx_completion()
1302 if (le16_to_cpu(mbx->mb1) & BIT_0) in qla2x00_mbx_iocb_entry()
2509 if (mboxes & BIT_0) in qla24xx_mbx_completion()
2645 for (cnt = 10000; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 && in qla2xxx_check_risc_status()
2658 for (cnt = 100; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 && in qla2xxx_check_risc_status()
Dqla_nx.h852 #define HINT_MBX_INT_PENDING BIT_0
861 #define ISRX_NX_RISC_INT BIT_0 /* RISC interrupt. */
Dqla_mid.c567 req->options |= BIT_0; in qla25xx_delete_req_que()
582 rsp->options |= BIT_0; in qla25xx_delete_rsp_que()
Dqla_sup.c40 while ((data & BIT_0) == 0) { in qla2x00_lock_nvram_access()
129 data |= BIT_0; in qla2x00_nvram_request()
1100 if ((flags & BIT_0) == 0) in qla2xxx_flash_npiv_conf()
1174 qla24xx_read_flash_dword(ha, flash_conf_addr(ha, 0x005)) & BIT_0; in qla24xx_protect_flash()
Dqla_iocb.c1591 #define QDSS_GOT_Q_SPACE BIT_0 in qla24xx_dif_start_scsi()
1902 opts = lio->u.logio.flags & SRB_LOGIN_COND_PLOGI ? BIT_0 : 0; in qla2x00_login_iocb()
1969 mbx->mb10 = cpu_to_le16(BIT_0); in qla2x00_adisc_iocb()
1971 mbx->mb1 = cpu_to_le16((sp->fcport->loop_id << 8) | BIT_0); in qla2x00_adisc_iocb()
/drivers/scsi/
Dqla1280.h26 #define BIT_0 0x1 macro
129 #define ISP_CFG0_1020 BIT_0 /* ISP1020 */
141 #define ISP_CFG1_SXP BIT_0 /* SXP register select */
143 #define ISP_RESET BIT_0 /* ISP soft reset */
155 #define NV_CLOCK BIT_0
169 #define CDMA_CONF_DIR BIT_0 /* DMA direction (0=fifo->host 1=host->fifo) */
186 #define DDMA_CONF_DIR BIT_0 /* DMA direction (0=fifo->host 1=host->fifo) */
212 #define BIOS_ENABLE BIT_0
574 #define RF_CONT BIT_0 /* Continuation. */
Dqla1280.c1152 mr = BIT_3 | BIT_2 | BIT_1 | BIT_0; in qla1280_set_target_parameters()
1226 (ha->bus_settings[bus].qtag_enables & (BIT_0 << target))) { in qla1280_slave_configure()
1728 err = qla1280_mailbox_command(ha, BIT_0 | BIT_1 | BIT_2, mb); in qla1280_load_firmware_pio()
1800 BIT_1 | BIT_0, mb); in qla1280_load_firmware_dma()
1817 BIT_1 | BIT_0, mb); in qla1280_load_firmware_dma()
1862 err = qla1280_mailbox_command(ha, BIT_1 | BIT_0, mb); in qla1280_start_firmware()
1872 err = qla1280_mailbox_command(ha, BIT_1 | BIT_0, &mb[0]); in qla1280_start_firmware()
1939 BIT_3 | BIT_2 | BIT_1 | BIT_0, in qla1280_init_rings()
1953 BIT_3 | BIT_2 | BIT_1 | BIT_0, in qla1280_init_rings()
2127 flag = (BIT_0 << target); in qla1280_config_target()
[all …]
/drivers/net/ethernet/qlogic/qlcnic/
Dqlcnic_hw.h141 #define QLCNIC_GET_OWNER(val) ((val) & (BIT_0 | BIT_1))
Dqlcnic_83xx_hw.h365 #define QLC_83XX_LINK_STATS(data) ((data) & BIT_0)
531 #define QLC_REGISTER_LB_IDC BIT_0
Dqlcnic_hdr.h196 #define BIT_0 0x1 macro
493 #define TA_CTL_START BIT_0
Dqlcnic_ctx.c1334 arg1 = (adapter->npars[index].phy_port & BIT_0); in qlcnic_config_switch_port()
1345 arg2 |= (BIT_0 | BIT_1); in qlcnic_config_switch_port()
1355 arg2 &= ~BIT_0; in qlcnic_config_switch_port()
1356 if (!(esw_cfg->offload_flags & BIT_0)) in qlcnic_config_switch_port()
Dqlcnic_hw.c826 #define QLCNIC_ENABLE_IPV4_LRO BIT_0
1046 if (offload_flags & BIT_0) { in qlcnic_process_flags()
Dqlcnic_minidump.c24 #define QLCNIC_DUMP_WCRB BIT_0
299 fw_dump->use_pex_dma = (hdr->capabilities & BIT_0) ? true : false; in qlcnic_82xx_cache_tmpl_hdr_values()
Dqlcnic_io.c364 #define QLCNIC_ENCAP_VXLAN_PKT BIT_0
493 if (*(skb->data) & BIT_0) { in qlcnic_tx_pkt()
494 flags |= BIT_0; in qlcnic_tx_pkt()
Dqlcnic_sriov_pf.c393 cmd.req.arg[1] |= BIT_0; in qlcnic_sriov_pf_cfg_eswitch()
1902 nic_info.bit_offsets = BIT_0; in qlcnic_sriov_set_vf_tx_rate()
Dqlcnic_main.c1519 esw_cfg.mac_override = BIT_0; in qlcnic_set_default_offload_settings()
1520 esw_cfg.promisc_mode = BIT_0; in qlcnic_set_default_offload_settings()
1522 esw_cfg.offload_flags = BIT_0; in qlcnic_set_default_offload_settings()
/drivers/scsi/qla4xxx/
Dql4_fw.h55 #define HINT_MBX_INT_PENDING BIT_0
61 #define HSRX_RISC_MB_INT BIT_0 /* RISC to Host Mailbox interrupt */
65 #define ISRX_82XX_RISC_INT BIT_0 /* RISC interrupt. */
Dql4_def.h82 #define BIT_0 0x1 macro
Dql4_init.c295 if (!(le32_to_cpu(*cap_offset) & BIT_0)) { in qla4_80xx_is_minidump_dma_capable()

12