Home
last modified time | relevance | path

Searched refs:CLK_CPU_HAS_DIV1 (Results 1 – 5 of 5) sorted by relevance

/drivers/clk/samsung/
Dclk-cpu.h61 #define CLK_CPU_HAS_DIV1 (1 << 0) macro
Dclk-cpu.c168 if (cpuclk->flags & CLK_CPU_HAS_DIV1) { in exynos_cpuclk_pre_rate_change()
210 if (cpuclk->flags & CLK_CPU_HAS_DIV1) { in exynos_cpuclk_pre_rate_change()
Dclk-exynos4.c1521 CLK_CPU_NEEDS_DEBUG_ALT_DIV | CLK_CPU_HAS_DIV1); in exynos4_clk_init()
1538 CLK_CPU_NEEDS_DEBUG_ALT_DIV | CLK_CPU_HAS_DIV1); in exynos4_clk_init()
1543 CLK_CPU_NEEDS_DEBUG_ALT_DIV | CLK_CPU_HAS_DIV1); in exynos4_clk_init()
Dclk-exynos5250.c840 CLK_CPU_HAS_DIV1); in exynos5250_clk_init()
Dclk-exynos3250.c807 CLK_CPU_HAS_DIV1); in exynos3250_cmu_init()