Home
last modified time | relevance | path

Searched refs:CMD_REG (Results 1 – 5 of 5) sorted by relevance

/drivers/scsi/
DNCR53c406a.c249 static int CMD_REG; /* command register */ variable
718 outb(FLUSH_FIFO, CMD_REG); /* reset the fifos */ in NCR53c406a_queue_lck()
723 outb(SELECT_NO_ATN, CMD_REG); in NCR53c406a_queue_lck()
738 outb(CHIP_RESET, CMD_REG); in DEF_SCSI_QCMD()
739 outb(SCSI_NOP, CMD_REG); /* required after reset */ in DEF_SCSI_QCMD()
740 outb(SCSI_RESET, CMD_REG); in DEF_SCSI_QCMD()
870 outb(FLUSH_FIFO, CMD_REG); in NCR53c406a_intr()
877 outb(TRANSFER_INFO | DMA_OP, CMD_REG); in NCR53c406a_intr()
892 outb(FLUSH_FIFO, CMD_REG); in NCR53c406a_intr()
898 outb(TRANSFER_INFO | DMA_OP, CMD_REG); in NCR53c406a_intr()
[all …]
/drivers/scsi/pcmcia/
Dsym53c500_cs.c97 #define CMD_REG 0x03 /* command register */ macro
238 outb(CHIP_RESET, io_port + CMD_REG); in SYM53C500_int_host_reset()
239 outb(SCSI_NOP, io_port + CMD_REG); /* required after reset */ in SYM53C500_int_host_reset()
240 outb(SCSI_RESET, io_port + CMD_REG); in SYM53C500_int_host_reset()
426 outb(FLUSH_FIFO, port_base + CMD_REG); in SYM53C500_intr()
428 outb(TRANSFER_INFO | DMA_OP, port_base + CMD_REG); in SYM53C500_intr()
445 outb(FLUSH_FIFO, port_base + CMD_REG); in SYM53C500_intr()
447 outb(TRANSFER_INFO | DMA_OP, port_base + CMD_REG); in SYM53C500_intr()
465 outb(FLUSH_FIFO, port_base + CMD_REG); in SYM53C500_intr()
466 outb(INIT_CMD_COMPLETE, port_base + CMD_REG); in SYM53C500_intr()
[all …]
/drivers/clk/qcom/
Dclk-rcg2.c29 #define CMD_REG 0x0 macro
56 ret = regmap_read(rcg->clkr.regmap, rcg->cmd_rcgr + CMD_REG, &cmd); in clk_rcg2_is_enabled()
94 ret = regmap_update_bits(rcg->clkr.regmap, rcg->cmd_rcgr + CMD_REG, in update_config()
101 ret = regmap_read(rcg->clkr.regmap, rcg->cmd_rcgr + CMD_REG, &cmd); in update_config()
315 ret = regmap_update_bits(rcg->clkr.regmap, rcg->cmd_rcgr + CMD_REG, in clk_rcg2_shared_force_enable()
336 return regmap_update_bits(rcg->clkr.regmap, rcg->cmd_rcgr + CMD_REG, in clk_rcg2_shared_force_enable()
/drivers/net/ieee802154/
Dat86rf230.h179 #define CMD_REG 0x80 macro
Dat86rf230.c335 .write_flag_mask = CMD_REG | CMD_WRITE,
336 .read_flag_mask = CMD_REG,
378 tx_buf[0] = (reg & CMD_REG_MASK) | CMD_REG; in at86rf230_async_read_reg()
392 ctx->buf[0] = (reg & CMD_REG_MASK) | CMD_REG | CMD_WRITE; in at86rf230_async_write_reg()
828 ctx->buf[0] = (RG_IRQ_STATUS & CMD_REG_MASK) | CMD_REG; in at86rf230_isr()