Searched refs:CP_RB0_CNTL (Results 1 – 7 of 7) sorted by relevance
| /drivers/gpu/drm/amd/amdgpu/ |
| D | gfx_v8_0.c | 3313 tmp = REG_SET_FIELD(0, CP_RB0_CNTL, RB_BUFSZ, rb_bufsz); in gfx_v8_0_cp_gfx_resume()
3314 tmp = REG_SET_FIELD(tmp, CP_RB0_CNTL, RB_BLKSZ, rb_bufsz - 2); in gfx_v8_0_cp_gfx_resume()
3315 tmp = REG_SET_FIELD(tmp, CP_RB0_CNTL, MTYPE, 3); in gfx_v8_0_cp_gfx_resume()
3316 tmp = REG_SET_FIELD(tmp, CP_RB0_CNTL, MIN_IB_AVAILSZ, 1); in gfx_v8_0_cp_gfx_resume()
3318 tmp = REG_SET_FIELD(tmp, CP_RB0_CNTL, BUF_SWAP, 1); in gfx_v8_0_cp_gfx_resume()
|
| /drivers/gpu/drm/radeon/ |
| D | nid.h | 484 #define CP_RB0_CNTL 0xC104 macro
|
| D | sid.h | 1245 #define CP_RB0_CNTL 0xC104 macro
|
| D | cikd.h | 1304 #define CP_RB0_CNTL 0xC104 macro
|
| D | si.c | 3671 WREG32(CP_RB0_CNTL, tmp); in si_cp_resume()
3674 WREG32(CP_RB0_CNTL, tmp | RB_RPTR_WR_ENA); in si_cp_resume()
3690 WREG32(CP_RB0_CNTL, tmp); in si_cp_resume()
|
| D | ni.c | 1636 CP_RB0_CNTL, in cayman_cp_resume()
|
| D | cik.c | 4462 WREG32(CP_RB0_CNTL, tmp); in cik_cp_gfx_resume()
4465 WREG32(CP_RB0_CNTL, tmp | RB_RPTR_WR_ENA); in cik_cp_gfx_resume()
4480 WREG32(CP_RB0_CNTL, tmp); in cik_cp_gfx_resume()
|