Searched refs:CRC (Results 1 – 17 of 17) sorted by relevance
| /drivers/net/ethernet/amd/ |
| D | nmclan_cs.c | 1291 static void updateCRC(int *CRC, int bit) in updateCRC() argument
1305 CRC[j] = CRC[j-1]; in updateCRC()
1306 CRC[0] = 0; in updateCRC()
1309 if (bit ^ CRC[32]) in updateCRC()
1311 CRC[j] ^= poly[j]; in updateCRC()
1325 int CRC[33]={1}; /* CRC register, 1 word/bit + extra control bit */ in BuildLAF() local
1330 CRC[32]=0; in BuildLAF()
1334 updateCRC(CRC, (adr[byte] >> i) & 1); in BuildLAF()
1338 hashcode = (hashcode << 1) + CRC[i]; in BuildLAF()
|
| /drivers/char/xilinx_hwicap/ |
| D | xilinx_hwicap.c | 122 .CRC = 0,
147 .CRC = 0,
172 .CRC = 0,
197 .CRC = 0,
|
| D | xilinx_hwicap.h | 123 u32 CRC; member
|
| /drivers/pci/pcie/aer/ |
| D | Kconfig | 24 (transaction layer end-to-end CRC checking).
|
| /drivers/net/wireless/libertas_tf/ |
| D | if_usb.h | 80 __le32 CRC; member
|
| /drivers/net/wireless/libertas/ |
| D | if_usb.h | 85 __le32 CRC; member
|
| /drivers/crypto/ |
| D | Kconfig | 373 tristate "Support for Blackfin CRC hardware"
376 Newer Blackfin processors have CRC hardware. Select this if you
377 want to use the Blackfin CRC module.
|
| /drivers/w1/slaves/ |
| D | Kconfig | 79 Full block writes are only allowed if the CRC is valid.
|
| /drivers/net/ethernet/intel/fm10k/ |
| D | fm10k_mbx.c | 879 mbx->mbx_hdr = hdr | FM10K_MSG_HDR_FIELD_SET(crc, CRC); in fm10k_mbx_create_data_hdr()
898 mbx->mbx_hdr = hdr | FM10K_MSG_HDR_FIELD_SET(crc, CRC); in fm10k_mbx_create_disconnect_hdr()
919 mbx->mbx_hdr = hdr | FM10K_MSG_HDR_FIELD_SET(crc, CRC); in fm10k_mbx_create_fake_disconnect_hdr()
|
| /drivers/pwm/ |
| D | Kconfig | 134 bool "Intel Crystalcove (CRC) PWM support"
137 Generic PWM framework driver for Crystalcove (CRC) PMIC based PWM
|
| /drivers/scsi/aic7xxx/ |
| D | aic7xxx.reg | 184 field ENABLE_CRC 0x40 /* CRC for D-Phases */
356 field CRCVALERR 0x08 /* CRC doesn't match (U3 only) */
357 field CRCENDERR 0x04 /* No terminal CRC packet (U3 only) */
358 field CRCREQERR 0x02 /* Illegal CRC packet req (U3 only) */
|
| D | aic79xx.reg | 2522 * CRC Control
2587 * Data Group CRC Interval.
2618 * Packetized CRC Interval
|
| D | aic79xx.seq | 2121 * phases that are typically caused by CRC errors in status packet
|
| /drivers/net/ethernet/ |
| D | fealnx.c | 263 CRC = 0x08, /* crc error */ enumerator
1640 if (rx_status & CRC) in netdev_rx()
|
| /drivers/net/ethernet/hp/ |
| D | hp100.c | 2012 val = hp100_inb(CRC); in hp100_update_stats()
2050 hp100_inb(CRC); in hp100_clear_stats()
|
| /drivers/media/dvb-frontends/drx39xyj/ |
| D | drxj.c | 1013 u16 CRC; member
11656 block_hdr.CRC = be16_to_cpu(*(__be16 *)(mc_data + count)); in drx_check_firmware()
11661 block_hdr.CRC); in drx_check_firmware()
11800 block_hdr.CRC = be16_to_cpu(*(__be16 *)(mc_data)); in drx_ctrl_u_code()
11805 block_hdr.size, block_hdr.flags, block_hdr.CRC); in drx_ctrl_u_code()
11813 (block_hdr.CRC != drx_u_code_compute_crc(mc_data, block_hdr.size))) in drx_ctrl_u_code()
|
| /drivers/net/ethernet/emulex/benet/ |
| D | be_main.c | 794 BE_WRB_F_SET(wrb_params->features, CRC, 1); in be_get_wrb_params_from_skb()
805 BE_WRB_F_GET(wrb_params->features, CRC)); in wrb_fill_hdr()
|