Home
last modified time | relevance | path

Searched refs:CSR0_MISS (Results 1 – 6 of 6) sorted by relevance

/drivers/net/ethernet/amd/
Dni65.h22 #define CSR0_MISS 0x1000 /* Missed packet (RC) */ macro
Dam79c961a.h43 #define CSR0_MISS 0x1000 macro
Dam79c961a.c247 …write_rreg (dev->base_addr, CSR0, CSR0_BABL|CSR0_CERR|CSR0_MISS|CSR0_MERR|CSR0_TINT|CSR0_RINT|CSR0… in am79c961_init_for_open()
599 CSR0_MERR|CSR0_MISS|CSR0_CERR|CSR0_BABL)); in am79c961_interrupt()
609 if (status & CSR0_MISS) { in am79c961_interrupt()
Dsun3lance.c223 #define CSR0_MISS 0x1000 /* missed frame (RC) */ macro
682 DREG = CSR0_BABL | CSR0_MERR | CSR0_CERR | CSR0_MISS; in lance_interrupt()
752 if (csr0 & CSR0_MISS) dev->stats.rx_errors++; /* Missed a Rx frame. */ in lance_interrupt()
Datarilance.c324 #define CSR0_MISS 0x1000 /* missed frame (RC) */ macro
942 if (csr0 & CSR0_MISS) dev->stats.rx_errors++; /* Missed a Rx frame. */ in lance_interrupt()
952 DREG = CSR0_BABL | CSR0_CERR | CSR0_MISS | CSR0_MERR | in lance_interrupt()
Dni65.c910 if(csr0 & CSR0_MISS) { in ni65_interrupt()
1082 if(!(csr0 & CSR0_MISS)) /* don't count errors twice */ in ni65_recv_intr()