Home
last modified time | relevance | path

Searched refs:DPLL_VCO_ENABLE (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/gma500/
Doaktrail_crtc.c253 if ((temp & DPLL_VCO_ENABLE) == 0) { in oaktrail_crtc_dpms()
259 temp | DPLL_VCO_ENABLE, i); in oaktrail_crtc_dpms()
264 temp | DPLL_VCO_ENABLE, i); in oaktrail_crtc_dpms()
325 if ((temp & DPLL_VCO_ENABLE) != 0) { in oaktrail_crtc_dpms()
327 temp & ~DPLL_VCO_ENABLE, i); in oaktrail_crtc_dpms()
536 dpll |= DPLL_VCO_ENABLE; in oaktrail_crtc_mode_set()
560 dpll |= DPLL_VCO_ENABLE; in oaktrail_crtc_mode_set()
562 if (dpll & DPLL_VCO_ENABLE) { in oaktrail_crtc_mode_set()
565 REG_WRITE_WITH_AUX(map->dpll, dpll & ~DPLL_VCO_ENABLE, i); in oaktrail_crtc_mode_set()
Dmdfld_intel_display.c276 if (temp & DPLL_VCO_ENABLE) { in mdfld_disable_crtc()
280 temp &= ~(DPLL_VCO_ENABLE); in mdfld_disable_crtc()
333 if ((temp & DPLL_VCO_ENABLE) == 0) { in mdfld_crtc_dpms()
348 REG_WRITE(map->dpll, temp | DPLL_VCO_ENABLE); in mdfld_crtc_dpms()
462 if (temp & DPLL_VCO_ENABLE) { in mdfld_crtc_dpms()
466 temp &= ~(DPLL_VCO_ENABLE); in mdfld_crtc_dpms()
930 if (dpll & DPLL_VCO_ENABLE) { in mdfld_crtc_mode_set()
931 dpll &= ~DPLL_VCO_ENABLE; in mdfld_crtc_mode_set()
997 dpll |= DPLL_VCO_ENABLE; in mdfld_crtc_mode_set()
Dmdfld_device.c263 dpll_val &= ~DPLL_VCO_ENABLE; in mdfld_restore_display_registers()
267 dpll_val &= ~DPLL_VCO_ENABLE; in mdfld_restore_display_registers()
283 PSB_WVDC32(dpll_val & ~DPLL_VCO_ENABLE, map->dpll); in mdfld_restore_display_registers()
291 if (!(dpll & DPLL_VCO_ENABLE)) { in mdfld_restore_display_registers()
307 dpll_val |= DPLL_VCO_ENABLE; in mdfld_restore_display_registers()
Dgma_display.c227 if ((temp & DPLL_VCO_ENABLE) == 0) { in gma_crtc_dpms()
232 REG_WRITE(map->dpll, temp | DPLL_VCO_ENABLE); in gma_crtc_dpms()
236 REG_WRITE(map->dpll, temp | DPLL_VCO_ENABLE); in gma_crtc_dpms()
313 if ((temp & DPLL_VCO_ENABLE) != 0) { in gma_crtc_dpms()
314 REG_WRITE(map->dpll, temp & ~DPLL_VCO_ENABLE); in gma_crtc_dpms()
613 if (crtc_state->saveDPLL & DPLL_VCO_ENABLE) { in gma_crtc_restore()
615 crtc_state->saveDPLL & ~DPLL_VCO_ENABLE); in gma_crtc_restore()
Dpsb_intel_display.c214 dpll |= DPLL_VCO_ENABLE; in psb_intel_crtc_mode_set()
223 if (dpll & DPLL_VCO_ENABLE) { in psb_intel_crtc_mode_set()
225 REG_WRITE(map->dpll, dpll & ~DPLL_VCO_ENABLE); in psb_intel_crtc_mode_set()
Dcdv_intel_display.c774 dpll |= DPLL_VCO_ENABLE; in cdv_intel_crtc_mode_set()
784 (REG_READ(map->dpll) & ~DPLL_LOCK) | DPLL_VCO_ENABLE); in cdv_intel_crtc_mode_set()
Dpsb_intel_reg.h241 #define DPLL_VCO_ENABLE (1 << 31) macro
/drivers/video/fbdev/intelfb/
Dintelfbhw.h149 #define DPLL_VCO_ENABLE (1 << 31) macro
Dintelfbhw.c1111 *dpll |= (DPLL_VCO_ENABLE | DPLL_VGA_MODE_DISABLE); in intelfbhw_mode_to_hw()
1402 tmp &= ~DPLL_VCO_ENABLE; in intelfbhw_program_mode()
Dintelfbdrv.c1342 OUTREG(DPLL_A, INREG(DPLL_A) & ~DPLL_VCO_ENABLE); in intelfb_set_par()
/drivers/gpu/drm/i915/
Dintel_display.c1165 cur_state = !!(val & DPLL_VCO_ENABLE); in assert_pll()
7319 dpll |= DPLL_VCO_ENABLE; in vlv_compute_dpll()
7423 DPLL_VCO_ENABLE; in chv_compute_dpll()
7458 pipe_config->dpll_hw_state.dpll & ~DPLL_VCO_ENABLE); in chv_prepare_pll()
7650 dpll |= DPLL_VCO_ENABLE; in i9xx_compute_dpll()
7694 dpll |= DPLL_VCO_ENABLE; in i8xx_compute_dpll()
8016 if (!(pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE)) in vlv_crtc_clock_get()
8271 if (!(temp & DPLL_VCO_ENABLE)) in ironlake_init_pch_refclk()
8930 return dpll | DPLL_VCO_ENABLE; in ironlake_compute_dpll()
13375 return val & DPLL_VCO_ENABLE; in ibx_pch_dpll_get_hw_state()
Dintel_runtime_pm.c1044 (I915_READ(DPLL(PIPE_B)) & DPLL_VCO_ENABLE) == 0) in assert_chv_phy_status()
Di915_reg.h2230 #define DPLL_VCO_ENABLE (1 << 31) macro
Dintel_dp.c333 pll_enabled = I915_READ(DPLL(pipe)) & DPLL_VCO_ENABLE; in vlv_power_sequencer_kick()