Home
last modified time | relevance | path

Searched refs:EPCTR (Results 1 – 2 of 2) sorted by relevance

/drivers/staging/emxx_udc/
Demxx_udc.c2289 _nbu2ss_bitset(&udc->p_regs->EPCTR, (DIRPD | EPC_RST)); in _nbu2ss_enable_controller()
2292 _nbu2ss_bitclr(&udc->p_regs->EPCTR, DIRPD); in _nbu2ss_enable_controller()
2295 _nbu2ss_bitclr(&udc->p_regs->EPCTR, EPC_RST); in _nbu2ss_enable_controller()
2302 while (!(_nbu2ss_readl(&udc->p_regs->EPCTR) & PLL_LOCK)) { in _nbu2ss_enable_controller()
2329 _nbu2ss_bitset(&udc->p_regs->EPCTR, EPC_RST); in _nbu2ss_reset_controller()
2330 _nbu2ss_bitclr(&udc->p_regs->EPCTR, EPC_RST); in _nbu2ss_reset_controller()
2339 _nbu2ss_bitset(&udc->p_regs->EPCTR, (DIRPD | EPC_RST)); in _nbu2ss_disable_controller()
3033 _nbu2ss_bitset(&udc->p_regs->EPCTR, PLL_RESUME); in nbu2ss_gad_wakeup()
3036 data = _nbu2ss_readl(&udc->p_regs->EPCTR); in nbu2ss_gad_wakeup()
3042 _nbu2ss_bitclr(&udc->p_regs->EPCTR, PLL_RESUME); in nbu2ss_gad_wakeup()
Demxx_udc.h494 u32 EPCTR; /* (0x1010) EPCTR */ member