Home
last modified time | relevance | path

Searched refs:LCR (Results 1 – 11 of 11) sorted by relevance

/drivers/power/reset/
Dqnap-poweroff.c65 writel(0x83, UART1_REG(LCR)); in qnap_power_off()
68 writel(0x03, UART1_REG(LCR)); in qnap_power_off()
/drivers/net/hamradio/
Dyam.c169 #define LCR(iobase) (iobase+3) macro
309 outb(LCR_DLAB | LCR_BIT5, LCR(iobase)); in fpga_reset()
313 outb(LCR_BIT5, LCR(iobase)); in fpga_reset()
481 outb(LCR_DLAB | LCR_BIT8, LCR(dev->base_addr)); in yam_set_uart()
484 outb(LCR_BIT8, LCR(dev->base_addr)); in yam_set_uart()
Dbaycom_ser_fdx.c111 #define LCR(iobase) (iobase+3) macro
187 outb(0x81, LCR(dev->base_addr)); /* DLAB = 1 */ in ser12_set_divisor()
190 outb(0x01, LCR(dev->base_addr)); /* word length = 6 */ in ser12_set_divisor()
Dbaycom_ser_hdx.c99 #define LCR(iobase) (iobase+3) macro
174 outb(0x81, LCR(dev->base_addr)); /* DLAB = 1 */ in ser12_set_divisor()
177 outb(0x01, LCR(dev->base_addr)); /* word length = 6 */ in ser12_set_divisor()
/drivers/usb/serial/
Dio_16654.h38 #define LCR 3 // Line Control Register macro
Dio_edgeport.c2288 MAKE_CMD_WRITE_REG(&currCmd, &cmdLen, number, LCR, LCR_DL_ENABLE); in send_cmd_write_baud_rate()
2295 MAKE_CMD_WRITE_REG(&currCmd, &cmdLen, number, LCR, in send_cmd_write_baud_rate()
2369 regNum == LCR) { in send_cmd_write_uart_register()
2535 status = send_cmd_write_uart_register(edge_port, LCR, in change_port_settings()
/drivers/net/irda/
Dnsc-ircc.h105 #define LCR 0x03 /* Link control register */ macro
Dnsc-ircc.c1013 outb(0x03, iobase+LCR); /* 8 bit word length */ in nsc_ircc_setup()
/drivers/tty/serial/8250/
D8250_pci.c1131 u8 LCR, val; in pci_quatech_rqopr() local
1133 LCR = inb(base + UART_LCR); in pci_quatech_rqopr()
1136 outb(LCR, base + UART_LCR); in pci_quatech_rqopr()
1143 u8 LCR, val; in pci_quatech_wqopr() local
1145 LCR = inb(base + UART_LCR); in pci_quatech_wqopr()
1149 outb(LCR, base + UART_LCR); in pci_quatech_wqopr()
1155 u8 LCR, val, qmcr; in pci_quatech_rqmcr() local
1157 LCR = inb(base + UART_LCR); in pci_quatech_rqmcr()
1163 outb(LCR, base + UART_LCR); in pci_quatech_rqmcr()
1171 u8 LCR, val; in pci_quatech_wqmcr() local
[all …]
/drivers/tty/serial/
Dmen_z135_uart.c99 #define LCR(x) (((x) >> MEN_Z135_LCR_SHIFT) & 0xff) macro
664 lcr = LCR(conf_reg); in men_z135_set_termios()
/drivers/isdn/hisax/
Dhisax.h576 u_char LCR; member