Home
last modified time | relevance | path

Searched refs:MC_SEQ_PMG_CMD_MRS1_LP (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/radeon/
Dbtcd.h162 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
Dbtc_dpm.c1891 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in btc_check_s0_mc_reg_index()
1957 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in btc_set_mc_special_registers()
2040 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in btc_initialize_mc_reg_table()
Dnid.h820 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
Dsid.h588 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
Dcikd.h715 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
Dni_dpm.c2749 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ni_set_mc_special_registers()
2804 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ni_check_s0_mc_reg_index()
2889 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in ni_initialize_mc_reg_table()
Devergreend.h338 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
Dsi_dpm.c5457 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in si_set_mc_special_registers()
5512 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in si_check_s0_mc_reg_index()
5601 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in si_initialize_mc_reg_table()
Dci_dpm.c4360 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ci_set_mc_special_registers()
4434 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ci_check_s0_mc_reg_index()
4621 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in ci_initialize_mc_reg_table()
Dcypress_dpm.c1011 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in cypress_set_mc_reg_address_table()