Home
last modified time | relevance | path

Searched refs:NVKM_ENGINE_MSPDEC (Results 1 – 16 of 16) sorted by relevance

/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
Dchang84.c56 case NVKM_ENGINE_MSPDEC: return 3; in g84_fifo_chan_engine()
75 case NVKM_ENGINE_MSPDEC: return 0x0040; in g84_fifo_chan_engine_addr()
190 case NVKM_ENGINE_MSPDEC: context = 0x00400000; break; in g84_fifo_chan_object_ctor()
248 (1ULL << NVKM_ENGINE_MSPDEC) | in g84_fifo_chan_ctor()
Dgk104.h47 case 1: return (1ULL << NVKM_ENGINE_MSPDEC); in gk104_fifo_engine_subdev()
66 case NVKM_ENGINE_MSPDEC: return 1; in gk104_fifo_subdev_engine()
Dgpfifogf100.c42 case NVKM_ENGINE_MSPDEC: return 0x0250; in gf100_fifo_gpfifo_engine_addr()
228 (1ULL << NVKM_ENGINE_MSPDEC) | in gf100_fifo_gpfifo_new()
Dgf100.c87 case NVKM_ENGINE_MSPDEC: engn = 3; break; in gf100_fifo_engidx()
106 case 3: engn = NVKM_ENGINE_MSPDEC; break; in gf100_fifo_engine()
239 { 0x14, "PMSPDEC", NULL, NVKM_ENGINE_MSPDEC },
Dgpfifogk104.c67 case NVKM_ENGINE_MSPDEC: return 0x0250; in gk104_fifo_gpfifo_engine_addr()
Dgk104.c260 { 0x14, "MSPDEC", NULL, NVKM_ENGINE_MSPDEC },
/drivers/gpu/drm/nouveau/nvkm/subdev/mc/
Dg98.c34 { 0x00020000, NVKM_ENGINE_MSPDEC },
Dgf100.c38 { 0x00020000, NVKM_ENGINE_MSPDEC },
/drivers/gpu/drm/nouveau/nvkm/subdev/devinit/
Dg98.c38 disable |= (1ULL << NVKM_ENGINE_MSPDEC); in g98_devinit_disable()
Dmcp89.c38 disable |= (1ULL << NVKM_ENGINE_MSPDEC); in mcp89_devinit_disable()
Dgf100.c77 disable |= (1ULL << NVKM_ENGINE_MSPDEC); in gf100_devinit_disable()
Dgt215.c74 disable |= (1ULL << NVKM_ENGINE_MSPDEC); in gt215_devinit_disable()
/drivers/gpu/drm/nouveau/nvkm/core/
Dsubdev.c65 [NVKM_ENGINE_MSPDEC ] = "mspdec",
/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/
Dnv50.c178 case NVKM_ENGINE_MSPDEC: vme = 0x01; break; in nv50_vm_flush()
/drivers/gpu/drm/nouveau/include/nvkm/core/
Ddevice.h48 NVKM_ENGINE_MSPDEC, enumerator
/drivers/gpu/drm/nouveau/nvkm/engine/device/
Dbase.c2553 _(NVKM_ENGINE_MSPDEC , mspdec);