Home
last modified time | relevance | path

Searched refs:PCIE_CNTL2 (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dgmc_v7_0.c826 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 1); in gmc_v7_0_enable_bif_mgls()
827 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 1); in gmc_v7_0_enable_bif_mgls()
828 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 1); in gmc_v7_0_enable_bif_mgls()
829 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 1); in gmc_v7_0_enable_bif_mgls()
831 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 0); in gmc_v7_0_enable_bif_mgls()
832 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 0); in gmc_v7_0_enable_bif_mgls()
833 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 0); in gmc_v7_0_enable_bif_mgls()
834 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 0); in gmc_v7_0_enable_bif_mgls()
/drivers/gpu/drm/radeon/
Dsid.h1472 #define PCIE_CNTL2 0x1c /* PCIE */ macro
Dcikd.h332 #define PCIE_CNTL2 0x1001001c /* PCIE */ macro
Dsi.c5559 orig = data = RREG32_PCIE(PCIE_CNTL2); in si_enable_bif_mgls()
5569 WREG32_PCIE(PCIE_CNTL2, data); in si_enable_bif_mgls()
7757 orig = data = RREG32_PCIE(PCIE_CNTL2); in si_program_aspm()
7760 WREG32_PCIE(PCIE_CNTL2, data); in si_program_aspm()
Dcik.c6649 orig = data = RREG32_PCIE_PORT(PCIE_CNTL2); in cik_enable_bif_mgls()
6659 WREG32_PCIE_PORT(PCIE_CNTL2, data); in cik_enable_bif_mgls()
10048 orig = data = RREG32_PCIE_PORT(PCIE_CNTL2); in cik_program_aspm()
10051 WREG32_PCIE_PORT(PCIE_CNTL2, data); in cik_program_aspm()