Home
last modified time | relevance | path

Searched refs:SRC_CPU (Results 1 – 6 of 6) sorted by relevance

/drivers/clk/samsung/
Dclk-exynos5410.c31 #define SRC_CPU 0x200 macro
80 MUX(0, "mout_apll", apll_p, SRC_CPU, 0, 1),
81 MUX(0, "mout_cpu", mout_cpu_p, SRC_CPU, 16, 1),
Dclk-exynos4415.c110 #define SRC_CPU 0x14200 macro
202 SRC_CPU,
398 SRC_CPU, 24, 1),
399 MUX(CLK_MOUT_HPM, "mout_hpm", mout_hpm_p, SRC_CPU, 20, 1),
400 MUX_F(CLK_MOUT_CORE, "mout_core", mout_core_p, SRC_CPU, 16, 1, 0,
402 MUX_F(CLK_MOUT_APLL, "mout_apll", mout_apll_p, SRC_CPU, 0, 1,
Dclk-exynos3250.c86 #define SRC_CPU 0x14200 macro
169 SRC_CPU,
319 SRC_CPU, 24, 1),
320 MUX(CLK_MOUT_HPM, "mout_hpm", mout_hpm_p, SRC_CPU, 20, 1),
321 MUX_F(CLK_MOUT_CORE, "mout_core", mout_core_p, SRC_CPU, 16, 1,
323 MUX_F(CLK_MOUT_APLL, "mout_apll", mout_apll_p, SRC_CPU, 0, 1,
Dclk-exynos4.c118 #define SRC_CPU 0x14200 macro
266 SRC_CPU,
538 MUX_FA(CLK_MOUT_APLL, "mout_apll", mout_apll_p, SRC_CPU, 0, 1,
582 MUX(CLK_SCLK_MPLL, "sclk_mpll", mout_mpll_p, SRC_CPU, 8, 1),
583 MUX(CLK_MOUT_CORE, "mout_core", mout_core_p4210, SRC_CPU, 16, 1),
584 MUX(0, "mout_hpm", mout_core_p4210, SRC_CPU, 20, 1),
637 SRC_CPU, 24, 1),
661 MUX(CLK_MOUT_CORE, "mout_core", mout_core_p4x12, SRC_CPU, 16, 1),
662 MUX(0, "mout_hpm", mout_core_p4x12, SRC_CPU, 20, 1),
Dclk-exynos5250.c24 #define SRC_CPU 0x200 macro
121 SRC_CPU,
296 MUX_FA(0, "mout_apll", mout_apll_p, SRC_CPU, 0, 1,
298 MUX_A(0, "mout_cpu", mout_cpu_p, SRC_CPU, 16, 1, "mout_cpu"),
Dclk-exynos5420.c24 #define SRC_CPU 0x200 macro
163 SRC_CPU,
628 MUX(0, "mout_apll", mout_apll_p, SRC_CPU, 0, 1),
629 MUX(0, "mout_cpu", mout_cpu_p, SRC_CPU, 16, 1),