Home
last modified time | relevance | path

Searched refs:SRC_FSYS (Results 1 – 6 of 6) sorted by relevance

/drivers/clk/samsung/
Dclk-exynos5410.c42 #define SRC_FSYS 0x10244 macro
96 MUX(0, "mout_mmc0", group2_p, SRC_FSYS, 0, 4),
97 MUX(0, "mout_mmc1", group2_p, SRC_FSYS, 4, 4),
98 MUX(0, "mout_mmc2", group2_p, SRC_FSYS, 8, 4),
Dclk-exynos4.c54 #define SRC_FSYS 0xc240 macro
221 SRC_FSYS,
600 MUX(0, "mout_mmc0", group1_p4210, SRC_FSYS, 0, 4),
601 MUX(0, "mout_mmc1", group1_p4210, SRC_FSYS, 4, 4),
602 MUX(0, "mout_mmc2", group1_p4210, SRC_FSYS, 8, 4),
603 MUX(0, "mout_mmc3", group1_p4210, SRC_FSYS, 12, 4),
604 MUX(0, "mout_mmc4", group1_p4210, SRC_FSYS, 16, 4),
605 MUX(0, "mout_sata", sclk_ampll_p4210, SRC_FSYS, 24, 1),
655 MUX(0, "mout_sata", sclk_ampll_p4x12, SRC_FSYS, 24, 1),
677 MUX(0, "mout_mmc0", group1_p4x12, SRC_FSYS, 0, 4),
[all …]
Dclk-exynos5250.c49 #define SRC_FSYS 0x10244 macro
133 SRC_FSYS,
350 MUX(0, "mout_mmc0", mout_group1_p, SRC_FSYS, 0, 4),
351 MUX(0, "mout_mmc1", mout_group1_p, SRC_FSYS, 4, 4),
352 MUX(0, "mout_mmc2", mout_group1_p, SRC_FSYS, 8, 4),
353 MUX(0, "mout_mmc3", mout_group1_p, SRC_FSYS, 12, 4),
354 MUX(0, "mout_sata", mout_aclk200_p, SRC_FSYS, 24, 1),
355 MUX(0, "mout_usb3", mout_usb3_p, SRC_FSYS, 28, 1),
Dclk-exynos5420.c64 #define SRC_FSYS 0x10244 macro
193 SRC_FSYS,
757 MUX(0, "mout_usbd301", mout_group2_p, SRC_FSYS, 4, 3),
758 MUX(0, "mout_mmc0", mout_group2_p, SRC_FSYS, 8, 3),
759 MUX(0, "mout_mmc1", mout_group2_p, SRC_FSYS, 12, 3),
760 MUX(0, "mout_mmc2", mout_group2_p, SRC_FSYS, 16, 3),
761 MUX(0, "mout_usbd300", mout_group2_p, SRC_FSYS, 20, 3),
762 MUX(0, "mout_unipro", mout_group2_p, SRC_FSYS, 24, 3),
763 MUX(0, "mout_mphy_refclk", mout_group2_p, SRC_FSYS, 28, 3),
Dclk-exynos4415.c56 #define SRC_FSYS 0xc240 macro
148 SRC_FSYS,
375 MUX(CLK_MOUT_TSADC, "mout_tsadc", group_sclk_p, SRC_FSYS, 28, 4),
376 MUX(CLK_MOUT_MMC2, "mout_mmc2", group_sclk_p, SRC_FSYS, 8, 4),
377 MUX(CLK_MOUT_MMC1, "mout_mmc1", group_sclk_p, SRC_FSYS, 4, 4),
378 MUX(CLK_MOUT_MMC0, "mout_mmc0", group_sclk_p, SRC_FSYS, 0, 4),
Dclk-exynos3250.c43 #define SRC_FSYS 0xc240 macro
127 SRC_FSYS,
304 MUX(CLK_MOUT_TSADC, "mout_tsadc", group_sclk_p, SRC_FSYS, 28, 4),
305 MUX(CLK_MOUT_MMC1, "mout_mmc1", group_sclk_p, SRC_FSYS, 4, 4),
306 MUX(CLK_MOUT_MMC0, "mout_mmc0", group_sclk_p, SRC_FSYS, 0, 4),