Home
last modified time | relevance | path

Searched refs:START (Results 1 – 17 of 17) sorted by relevance

/drivers/staging/sm750fb/
Dddk750_mode.c93 | FIELD_VALUE(0, CRT_HORIZONTAL_SYNC, START, pModeParam->horizontal_sync_start - 1)); in programModeRegisters()
101 | FIELD_VALUE(0, CRT_VERTICAL_SYNC, START, pModeParam->vertical_sync_start - 1)); in programModeRegisters()
133 | FIELD_VALUE(0, PANEL_HORIZONTAL_SYNC, START, pModeParam->horizontal_sync_start - 1)); in programModeRegisters()
141 | FIELD_VALUE(0, PANEL_VERTICAL_SYNC, START, pModeParam->vertical_sync_start - 1)); in programModeRegisters()
Dddk750_hwi2c.c125 FIELD_SET(PEEK32(I2C_CTRL), I2C_CTRL, CTRL, START)); in hw_i2c_write_data()
188 FIELD_SET(PEEK32(I2C_CTRL), I2C_CTRL, CTRL, START)); in hw_i2c_read_data()
Dsm750_accel.c127 FIELD_SET(0, DE_CONTROL, STATUS, START)| in hw_fillrect()
276 FIELD_SET(0, DE_CONTROL, STATUS, START); in hw_copyarea()
376 FIELD_SET(0, DE_CONTROL, STATUS, START); in hw_imageblit()
/drivers/media/pci/saa7134/
Dsaa7134-i2c.c92 START = 3 // start condition with byte transfer enumerator
271 i2c_send_byte(dev,START,quirk); in saa7134_i2c_xfer()
275 rc = i2c_send_byte(dev,START,addr); in saa7134_i2c_xfer()
/drivers/spi/
Dspi-omap-uwire.c74 #define START (1 << 13) macro
247 val = START | w | (bits << 5); in uwire_txrx()
277 val = START | w | (bits << 0); in uwire_txrx()
/drivers/net/wan/
Dhdlc_ppp.c87 enum {START = 0, STOP, TO_GOOD, TO_BAD, RCR_GOOD, RCR_BAD, RCA, RCN, RTR, RTA, enumerator
351 ppp_cp_event(dev, PID_IPCP, START, 0, 0, 0, NULL); in ppp_cp_event()
352 ppp_cp_event(dev, PID_IPV6CP, START, 0, 0, 0, NULL); in ppp_cp_event()
606 ppp_cp_event(proto->dev, PID_LCP, START, 0, 0, 0, NULL); in ppp_timer()
639 ppp_cp_event(dev, PID_LCP, START, 0, 0, 0, NULL); in ppp_start()
/drivers/infiniband/hw/usnic/
Dusnic_uiom_interval_tree.c42 #define START(node) ((node)->start) macro
269 START, LAST, , usnic_uiom_interval_tree)
/drivers/media/pci/cobalt/
Dcobalt-omnitek.c39 #define START (1 << 1) macro
114 iowrite32(ENABLE | SCATTER_GATHER_MODE | START, CS_REG(s->dma_channel)); in omni_sg_dma_start()
/drivers/gpu/drm/exynos/
Dexynos_dp_core.h38 START, enumerator
Dexynos_dp_core.c708 dp->link_train.lt_state = START; in exynos_dp_sw_link_training()
713 case START: in exynos_dp_sw_link_training()
/drivers/net/wireless/brcm80211/brcmfmac/
Dfweh.h35 BRCMF_ENUM_DEF(START, 2) \
/drivers/vhost/
Dvhost.h58 #define START(node) ((node)->start) macro
Dvhost.c53 START, LAST, , vhost_umem_interval_tree);
/drivers/isdn/hardware/eicon/
Dpc.h98 #define START 0xf2 macro
/drivers/staging/dgap/
Ddgap.h197 #define START 0x0004L /* Execution start address */ macro
/drivers/misc/
Dvmw_balloon.c330 status = VMWARE_BALLOON_CMD(START, req_caps, dummy, capabilities); in vmballoon_send_start()
/drivers/i2c/busses/
DKconfig335 repeated START conditions for more than two messages, as needed