Home
last modified time | relevance | path

Searched refs:__clk_get_hw (Results 1 – 17 of 17) sorted by relevance

/drivers/clk/
Dclkdev.c228 cl->clk_hw = __clk_get_hw(cl->clk); in clkdev_add()
237 cl->clk_hw = __clk_get_hw(cl->clk); in clkdev_add_table()
297 cl = vclkdev_alloc(__clk_get_hw(clk), con_id, dev_fmt, ap); in clkdev_alloc()
320 cl = vclkdev_create(__clk_get_hw(clk), con_id, dev_fmt, ap); in clkdev_create()
380 cl = vclkdev_create(__clk_get_hw(clk), con_id, dev_fmt, ap); in clk_register_clkdev()
406 cl->clk_hw = __clk_get_hw(clk); in clk_register_clkdevs()
Dclk.h31 static struct clk_hw *__clk_get_hw(struct clk *clk) in __clk_get_hw() function
Dclk-gate.c173 hw = __clk_get_hw(clk); in clk_unregister_gate()
Dclk-mux.c191 hw = __clk_get_hw(clk); in clk_unregister_mux()
Dclk-divider.c532 hw = __clk_get_hw(clk); in clk_unregister_divider()
Dclk.c287 struct clk_hw *__clk_get_hw(struct clk *clk) in __clk_get_hw() function
291 EXPORT_SYMBOL_GPL(__clk_get_hw);
3018 clk = __clk_create_clk(__clk_get_hw(clk), dev_id, in __of_clk_get_from_provider()
/drivers/clk/ti/
Ddpll3xxx.c441 clk_hw_get_rate(__clk_get_hw(dd->clk_bypass))) { in omap3_noncore_dpll_enable()
442 WARN_ON(parent != __clk_get_hw(dd->clk_bypass)); in omap3_noncore_dpll_enable()
445 WARN_ON(parent != __clk_get_hw(dd->clk_ref)); in omap3_noncore_dpll_enable()
495 req->best_parent_hw = __clk_get_hw(dd->clk_bypass); in omap3_noncore_dpll_determine_rate()
499 req->best_parent_hw = __clk_get_hw(dd->clk_ref); in omap3_noncore_dpll_determine_rate()
557 if (clk_hw_get_parent(hw) != __clk_get_hw(dd->clk_ref)) in omap3_noncore_dpll_set_rate()
Dautoidle.c50 c = to_clk_hw_omap(__clk_get_hw(clk)); in omap2_clk_deny_idle()
66 c = to_clk_hw_omap(__clk_get_hw(clk)); in omap2_clk_allow_idle()
Ddpll44xx.c217 req->best_parent_hw = __clk_get_hw(dd->clk_bypass); in omap4_dpll_regm4xen_determine_rate()
221 req->best_parent_hw = __clk_get_hw(dd->clk_ref); in omap4_dpll_regm4xen_determine_rate()
Dclk-dra7-atl.c262 cdesc = to_atl_desc(__clk_get_hw(clk)); in of_dra7_atl_clk_probe()
290 atl_clk_enable(__clk_get_hw(clk)); in of_dra7_atl_clk_probe()
Dclockdomain.c123 clk_hw = __clk_get_hw(clk); in of_ti_clockdomain_setup()
Dclk.c342 clk_hw = __clk_get_hw(clk); in ti_clk_register_clk()
/drivers/clk/mvebu/
Dkirkwood.c273 to_clk_mux(__clk_get_hw(ctrl->muxes[n])); in clk_muxing_get_src()
Dcommon.c216 to_clk_gate(__clk_get_hw(ctrl->gates[n])); in clk_gating_get_src()
/drivers/clk/tegra/
Dclk-emc.c260 clk_hw_reparent(&tegra->hw, __clk_get_hw(timing->parent)); in emc_set_timing()
/drivers/clk/st/
Dclkgen-mux.c825 composite = container_of(__clk_get_hw(clk_data->clks[i]), in st_of_clkgen_vcc_setup()
/drivers/clk/bcm/
Dclk-kona-setup.c706 hw = __clk_get_hw(clk); in kona_clk_teardown()