Home
last modified time | relevance | path

Searched refs:clk_v (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/radeon/
Drv740_dpm.c166 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); in rv740_populate_sclk_value() local
173 cg_spll_spread_spectrum_2 |= CLK_V(clk_v); in rv740_populate_sclk_value()
255 u32 clk_v = 0x40000 * ss.percentage * in rv740_populate_mclk_value() local
259 mpll_ss1 |= CLKV(clk_v); in rv740_populate_mclk_value()
Drv730_dpm.c98 u32 clk_v = ss.percentage * fbdiv / (clk_s * 10000); in rv730_populate_sclk_value() local
105 cg_spll_spread_spectrum_2 |= CLK_V(clk_v); in rv730_populate_sclk_value()
174 u32 clk_v = ss.percentage * dividers.fb_div / (clk_s * 10000); in rv730_populate_mclk_value() local
181 mpll_ss |= CLK_V(clk_v); in rv730_populate_mclk_value()
Dr600_dpm.c966 ATOM_PPLIB_Clock_Voltage_Limit_Table *clk_v = in r600_parse_extended_power_table() local
970 if (clk_v->ucNumEntries) { in r600_parse_extended_power_table()
972 le16_to_cpu(clk_v->entries[0].usSclkLow) | in r600_parse_extended_power_table()
973 (clk_v->entries[0].ucSclkHigh << 16); in r600_parse_extended_power_table()
975 le16_to_cpu(clk_v->entries[0].usMclkLow) | in r600_parse_extended_power_table()
976 (clk_v->entries[0].ucMclkHigh << 16); in r600_parse_extended_power_table()
978 le16_to_cpu(clk_v->entries[0].usVddc); in r600_parse_extended_power_table()
980 le16_to_cpu(clk_v->entries[0].usVddci); in r600_parse_extended_power_table()
Drv6xx_dpm.c323 u32 index, u32 clk_v) in rv6xx_set_engine_spread_spectrum_clk_v() argument
326 CLKV(clk_v), ~CLKV_MASK); in rv6xx_set_engine_spread_spectrum_clk_v()
347 u32 clk_v) in rv6xx_set_memory_spread_spectrum_clk_v() argument
349 WREG32_P(CG_MPLL_SPREAD_SPECTRUM, CLKV(clk_v), ~CLKV_MASK); in rv6xx_set_memory_spread_spectrum_clk_v()
556 u32 vco_freq, clk_v, clk_s; in rv6xx_program_engine_spread_spectrum() local
567 clk_v = rv6xx_calculate_spread_spectrum_clk_v(vco_freq, in rv6xx_program_engine_spread_spectrum()
576 rv6xx_set_engine_spread_spectrum_clk_v(rdev, level, clk_v); in rv6xx_program_engine_spread_spectrum()
659 u32 vco_freq = 0, clk_v, clk_s; in rv6xx_program_mclk_spread_spectrum_parameters() local
685 clk_v = rv6xx_calculate_spread_spectrum_clk_v(vco_freq, in rv6xx_program_mclk_spread_spectrum_parameters()
694 rv6xx_set_memory_spread_spectrum_clk_v(rdev, clk_v); in rv6xx_program_mclk_spread_spectrum_parameters()
Dni_dpm.c2047 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); in ni_calculate_sclk_params() local
2054 cg_spll_spread_spectrum_2 |= CLK_V(clk_v); in ni_calculate_sclk_params()
2099 u32 clk_v; in ni_init_smc_spll_table() local
2119 clk_v = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM_2 & CLK_V_MASK) >> CLK_V_SHIFT; in ni_init_smc_spll_table()
2123 clk_v >>= 6; in ni_init_smc_spll_table()
2134 if (clk_v & ~(SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_MASK >> SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT)) in ni_init_smc_spll_table()
2144 …tmp = ((clk_v << SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT) & SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_MASK) | in ni_init_smc_spll_table()
2245 u32 clk_v = ss.percentage * in ni_populate_mclk_value() local
2249 mpll_ss1 |= CLKV(clk_v); in ni_populate_mclk_value()
Dsi_dpm.c2852 u32 clk_s, clk_v; in si_init_smc_spll_table() local
2873 clk_v = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM_2 & CLK_V_MASK) >> CLK_V_SHIFT; in si_init_smc_spll_table()
2877 clk_v >>= 6; in si_init_smc_spll_table()
2885 if (clk_v & ~(SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK >> SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT)) in si_init_smc_spll_table()
2895 …tmp = ((clk_v << SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT) & SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK) | in si_init_smc_spll_table()
4880 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); in si_calculate_sclk_params() local
4887 cg_spll_spread_spectrum_2 |= CLK_V(clk_v); in si_calculate_sclk_params()
Dcypress_dpm.c562 u32 clk_v = ss.percentage * in cypress_populate_mclk_value() local
566 mpll_ss1 |= CLKV(clk_v); in cypress_populate_mclk_value()
Drv770_dpm.c545 u32 clk_v = ss.percentage * fbdiv / (clk_s * 10000); in rv770_populate_sclk_value() local
552 cg_spll_spread_spectrum_2 |= CLKV(clk_v); in rv770_populate_sclk_value()
Dci_dpm.c3170 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); in ci_calculate_sclk_params() local
3177 cg_spll_spread_spectrum_2 |= CLK_V(clk_v); in ci_calculate_sclk_params()
/drivers/gpu/drm/amd/amdgpu/
Damdgpu_dpm.c408 ATOM_PPLIB_Clock_Voltage_Limit_Table *clk_v = in amdgpu_parse_extended_power_table() local
412 if (clk_v->ucNumEntries) { in amdgpu_parse_extended_power_table()
414 le16_to_cpu(clk_v->entries[0].usSclkLow) | in amdgpu_parse_extended_power_table()
415 (clk_v->entries[0].ucSclkHigh << 16); in amdgpu_parse_extended_power_table()
417 le16_to_cpu(clk_v->entries[0].usMclkLow) | in amdgpu_parse_extended_power_table()
418 (clk_v->entries[0].ucMclkHigh << 16); in amdgpu_parse_extended_power_table()
420 le16_to_cpu(clk_v->entries[0].usVddc); in amdgpu_parse_extended_power_table()
422 le16_to_cpu(clk_v->entries[0].usVddci); in amdgpu_parse_extended_power_table()
Dci_dpm.c3308 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); in ci_calculate_sclk_params() local
3315 cg_spll_spread_spectrum_2 |= (clk_v << CG_SPLL_SPREAD_SPECTRUM_2__CLKV__SHIFT); in ci_calculate_sclk_params()