Home
last modified time | relevance | path

Searched refs:cobalt_info (Results 1 – 7 of 7) sorted by relevance

/drivers/media/pci/cobalt/
Dcobalt-cpld.c42 cobalt_info("CPLD System control register (read/write)\n"); in cpld_info_ver3()
43 cobalt_info("\t\tSystem control: 0x%04x (0x0f00)\n", in cpld_info_ver3()
45 cobalt_info("CPLD Clock control register (read/write)\n"); in cpld_info_ver3()
46 cobalt_info("\t\tClock control: 0x%04x (0x0000)\n", in cpld_info_ver3()
48 …cobalt_info("CPLD HSMA Clk Osc register (read/write) - Must set wr trigger to load default values\… in cpld_info_ver3()
49 cobalt_info("\t\tRegister #7:\t0x%04x (0x0022)\n", in cpld_info_ver3()
51 cobalt_info("\t\tRegister #8:\t0x%04x (0x0047)\n", in cpld_info_ver3()
53 cobalt_info("\t\tRegister #9:\t0x%04x (0x00fa)\n", in cpld_info_ver3()
55 cobalt_info("\t\tRegister #10:\t0x%04x (0x0061)\n", in cpld_info_ver3()
57 cobalt_info("\t\tRegister #11:\t0x%04x (0x001e)\n", in cpld_info_ver3()
[all …]
Dcobalt-driver.c212 cobalt_info("PCIe device capability 0x%08x: Max payload %d\n", in cobalt_pcie_status_show()
214 cobalt_info("PCIe device control 0x%04x: Max payload %d. Max read request %d\n", in cobalt_pcie_status_show()
218 cobalt_info("PCIe device status 0x%04x\n", stat); in cobalt_pcie_status_show()
224 cobalt_info("PCIe link capability 0x%08x: %s per lane and %u lanes\n", in cobalt_pcie_status_show()
227 cobalt_info("PCIe link control 0x%04x\n", ctrl); in cobalt_pcie_status_show()
228 cobalt_info("PCIe link status 0x%04x: %s per lane and %u lanes\n", in cobalt_pcie_status_show()
234 cobalt_info("PCIe bus link capability 0x%08x: %s per lane and %u lanes\n", in cobalt_pcie_status_show()
242 cobalt_info("PCIe slot capability 0x%08x\n", capa); in cobalt_pcie_status_show()
243 cobalt_info("PCIe slot control 0x%04x\n", ctrl); in cobalt_pcie_status_show()
244 cobalt_info("PCIe slot status 0x%04x\n", stat); in cobalt_pcie_status_show()
[all …]
Dcobalt-v4l2.c85 cobalt_info("data will not fit into plane (%lu < %u)\n", in cobalt_buf_init()
457 cobalt_info("cobalt_cobaltc: adrs = %p\n", adrs); in cobalt_cobaltc()
533 cobalt_info("rx%d: cvi resolution: %dx%d\n", rx, in cobalt_video_input_status_show()
535 cobalt_info("rx%d: cvi control: %s%s%s\n", rx, in cobalt_video_input_status_show()
542 cobalt_info("rx%d: cvi status: %s%s\n", rx, in cobalt_video_input_status_show()
548 cobalt_info("rx%d: Measurements: %s%s%s%s%s%s%s\n", rx, in cobalt_video_input_status_show()
563 cobalt_info("rx%d: irq_status: 0x%02x irq_triggers: 0x%02x\n", rx, in cobalt_video_input_status_show()
566 cobalt_info("rx%d: vsync: %d\n", rx, ioread32(&vmr->vsync_time)); in cobalt_video_input_status_show()
567 cobalt_info("rx%d: vbp: %d\n", rx, ioread32(&vmr->vback_porch)); in cobalt_video_input_status_show()
568 cobalt_info("rx%d: vact: %d\n", rx, ioread32(&vmr->vactive_area)); in cobalt_video_input_status_show()
[all …]
Dcobalt-omnitek.c83 cobalt_info("Omnitek DMA capability: ID 0x%02x Version 0x%02x Next 0x%x Size 0x%x\n", in show_dma_capability()
89 cobalt_info("Omnitek DMA: 32 bits PCIe and Local\n"); in show_dma_capability()
92 cobalt_info("Omnitek DMA: 64 bits PCIe, 32 bits Local\n"); in show_dma_capability()
95 cobalt_info("Omnitek DMA: 64 bits PCIe and Local\n"); in show_dma_capability()
102 cobalt_info("Omnitek DMA channel #%d: %s %s\n", i, in show_dma_capability()
Dcobalt-irq.c180 cobalt_info("full rx FIFO %d\n", i); in cobalt_irq_handler()
237 cobalt_info("irq: adv1=%u adv2=%u advout=%u none=%u full=%u\n", in cobalt_irq_log_status()
240 cobalt_info("irq: dma_tot=%u (", cobalt->irq_dma_tot); in cobalt_irq_log_status()
Dcobalt-i2c.c381 cobalt_info("registered bus %s\n", adap->name); in cobalt_i2c_init()
Dcobalt-driver.h171 #define cobalt_info(fmt, arg...) v4l2_info(&cobalt->v4l2_dev, fmt, ## arg) macro