Home
last modified time | relevance | path

Searched refs:csi (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/ipu-v3/
Dipu-csi.c186 static inline u32 ipu_csi_read(struct ipu_csi *csi, unsigned offset) in ipu_csi_read() argument
188 return readl(csi->base + offset); in ipu_csi_read()
191 static inline void ipu_csi_write(struct ipu_csi *csi, u32 value, in ipu_csi_write() argument
194 writel(value, csi->base + offset); in ipu_csi_write()
201 static int ipu_csi_set_testgen_mclk(struct ipu_csi *csi, u32 pixel_clk, in ipu_csi_set_testgen_mclk() argument
210 dev_err(csi->ipu->dev, in ipu_csi_set_testgen_mclk()
215 temp = ipu_csi_read(csi, CSI_SENS_CONF); in ipu_csi_set_testgen_mclk()
217 ipu_csi_write(csi, temp | (div_ratio << CSI_SENS_CONF_DIVRATIO_SHIFT), in ipu_csi_set_testgen_mclk()
362 int ipu_csi_init_interface(struct ipu_csi *csi, in ipu_csi_init_interface() argument
385 spin_lock_irqsave(&csi->lock, flags); in ipu_csi_init_interface()
[all …]
DMakefile3 imx-ipu-v3-objs := ipu-common.o ipu-cpmem.o ipu-csi.o ipu-dc.o ipu-di.o \
Dipu-common.c1003 .csi = 0,
1010 .csi = 1,
/drivers/uwb/
Dallocator.c31 for (col = ci->csi.start_col; col < UWB_NUM_ZONES; col += ci->csi.interval) { in uwb_rsv_fill_column_alloc()
33 safe_mas = ci->csi.safe_mas_per_col; in uwb_rsv_fill_column_alloc()
34 unsafe_mas = ci->csi.unsafe_mas_per_col; in uwb_rsv_fill_column_alloc()
141 struct uwb_rsv_col_set_info *csi = &ci->csi; in uwb_rsv_find_best_column_set() local
180 csi->start_col = tmp_csi.start_col; in uwb_rsv_find_best_column_set()
186 csi->start_col = tmp_csi.start_col; in uwb_rsv_find_best_column_set()
192 csi->interval = interval; in uwb_rsv_find_best_column_set()
193 csi->safe_mas_per_col = num_safe_mas; in uwb_rsv_find_best_column_set()
194 csi->unsafe_mas_per_col = num_unsafe_mas; in uwb_rsv_find_best_column_set()
Duwb-internal.h148 struct uwb_rsv_col_set_info csi; member
/drivers/edac/
Dsynopsys_edac.c362 struct csrow_info *csi; in synps_edac_init_csrows() local
369 csi = mci->csrows[row]; in synps_edac_init_csrows()
372 for (j = 0; j < csi->nr_channels; j++) { in synps_edac_init_csrows()
373 dimm = csi->channels[j]->dimm; in synps_edac_init_csrows()
376 dimm->nr_pages = (size >> PAGE_SHIFT) / csi->nr_channels; in synps_edac_init_csrows()
Dppc4xx_edac.c924 struct csrow_info *csi = mci->csrows[row]; in ppc4xx_edac_init_csrows() local
976 for (j = 0; j < csi->nr_channels; j++) { in ppc4xx_edac_init_csrows()
977 struct dimm_info *dimm = csi->channels[j]->dimm; in ppc4xx_edac_init_csrows()
979 dimm->nr_pages = nr_pages / csi->nr_channels; in ppc4xx_edac_init_csrows()
/drivers/clk/imx/
Dclk-imx31.c52 per_div, per, csi, fir, csi_div, usb_div_pre, usb_div_post, fir_div_pre, enumerator
96 clk[csi] = imx_clk_mux("csi_sel", base + MXC_CCM_CCMR, 25, 1, csi_sel, ARRAY_SIZE(csi_sel)); in _mx31_clocks_init()
145 clk_set_parent(clk[csi], clk[upll]); in _mx31_clocks_init()
/drivers/net/ethernet/realtek/
Dr8169.c5462 u32 csi; in rtl_csi_access_enable() local
5464 csi = rtl_csi_read(tp, 0x070c) & 0x00ffffff; in rtl_csi_access_enable()
5465 rtl_csi_write(tp, 0x070c, csi | bits); in rtl_csi_access_enable()
/drivers/pinctrl/
Dpinctrl-tegra124.c1633 FUNCTION(csi),