Home
last modified time | relevance | path

Searched refs:dcfg (Results 1 – 11 of 11) sorted by relevance

/drivers/video/fbdev/geode/
Dvideo_cs5530.c102 u32 dcfg; in cs5530_configure_display() local
104 dcfg = readl(par->vid_regs + CS5530_DISPLAY_CONFIG); in cs5530_configure_display()
107 dcfg &= ~(CS5530_DCFG_CRT_SYNC_SKW_MASK | CS5530_DCFG_PWR_SEQ_DLY_MASK in cs5530_configure_display()
114 dcfg |= (CS5530_DCFG_CRT_SYNC_SKW_INIT | CS5530_DCFG_PWR_SEQ_DLY_INIT in cs5530_configure_display()
119 dcfg |= CS5530_DCFG_DAC_PWR_EN; in cs5530_configure_display()
120 dcfg |= CS5530_DCFG_HSYNC_EN | CS5530_DCFG_VSYNC_EN; in cs5530_configure_display()
124 dcfg |= CS5530_DCFG_FP_PWR_EN; in cs5530_configure_display()
125 dcfg |= CS5530_DCFG_FP_DATA_EN; in cs5530_configure_display()
130 dcfg |= CS5530_DCFG_CRT_HSYNC_POL; in cs5530_configure_display()
132 dcfg |= CS5530_DCFG_CRT_VSYNC_POL; in cs5530_configure_display()
[all …]
Dvideo_gx.c239 u32 dcfg, misc; in gx_configure_display() local
242 dcfg = read_vp(par, VP_DCFG); in gx_configure_display()
245 dcfg &= ~(VP_DCFG_VSYNC_EN | VP_DCFG_HSYNC_EN); in gx_configure_display()
246 write_vp(par, VP_DCFG, dcfg); in gx_configure_display()
249 dcfg &= ~(VP_DCFG_CRT_SYNC_SKW in gx_configure_display()
254 dcfg |= VP_DCFG_CRT_SYNC_SKW_DEFAULT; in gx_configure_display()
257 dcfg |= VP_DCFG_HSYNC_EN | VP_DCFG_VSYNC_EN; in gx_configure_display()
274 dcfg |= VP_DCFG_CRT_HSYNC_POL; in gx_configure_display()
276 dcfg |= VP_DCFG_CRT_VSYNC_POL; in gx_configure_display()
286 dcfg |= VP_DCFG_CRT_EN | VP_DCFG_DAC_BL_EN; in gx_configure_display()
[all …]
Ddisplay_gx.c64 u32 gcfg, dcfg; in gx_set_mode() local
72 dcfg = read_dc(par, DC_DISPLAY_CFG); in gx_set_mode()
75 dcfg &= ~DC_DISPLAY_CFG_TGEN; in gx_set_mode()
76 write_dc(par, DC_DISPLAY_CFG, dcfg); in gx_set_mode()
95 dcfg = 0; in gx_set_mode()
112 dcfg |= DC_DISPLAY_CFG_GDEN | DC_DISPLAY_CFG_VDEN | in gx_set_mode()
118 dcfg |= DC_DISPLAY_CFG_DISP_MODE_8BPP; in gx_set_mode()
121 dcfg |= DC_DISPLAY_CFG_DISP_MODE_16BPP; in gx_set_mode()
124 dcfg |= DC_DISPLAY_CFG_DISP_MODE_24BPP; in gx_set_mode()
125 dcfg |= DC_DISPLAY_CFG_PALB; in gx_set_mode()
[all …]
Dlxfb_ops.c352 unsigned int gcfg, dcfg; in lx_set_mode() local
441 dcfg = DC_DISPLAY_CFG_VDEN; /* Enable video data */ in lx_set_mode()
442 dcfg |= DC_DISPLAY_CFG_GDEN; /* Enable graphics */ in lx_set_mode()
443 dcfg |= DC_DISPLAY_CFG_TGEN; /* Turn on the timing generator */ in lx_set_mode()
444 dcfg |= DC_DISPLAY_CFG_TRUP; /* Update timings immediately */ in lx_set_mode()
445 dcfg |= DC_DISPLAY_CFG_PALB; /* Palette bypass in > 8 bpp modes */ in lx_set_mode()
446 dcfg |= DC_DISPLAY_CFG_VISL; in lx_set_mode()
447 dcfg |= DC_DISPLAY_CFG_DCEN; /* Always center the display */ in lx_set_mode()
453 dcfg |= DC_DISPLAY_CFG_DISP_MODE_8BPP; in lx_set_mode()
457 dcfg |= DC_DISPLAY_CFG_DISP_MODE_16BPP; in lx_set_mode()
[all …]
/drivers/net/ethernet/intel/ixgbe/
Dixgbe_dcb_nl.c51 struct ixgbe_dcb_config *dcfg = &adapter->dcb_cfg; in ixgbe_copy_dcb_cfg() local
71 dst = &dcfg->tc_config[i - DCB_PG_ATTR_TC_0]; in ixgbe_copy_dcb_cfg()
120 if (dcfg->bw_percentage[tx][j] != scfg->bw_percentage[tx][j]) { in ixgbe_copy_dcb_cfg()
121 dcfg->bw_percentage[tx][j] = scfg->bw_percentage[tx][j]; in ixgbe_copy_dcb_cfg()
124 if (dcfg->bw_percentage[rx][j] != scfg->bw_percentage[rx][j]) { in ixgbe_copy_dcb_cfg()
125 dcfg->bw_percentage[rx][j] = scfg->bw_percentage[rx][j]; in ixgbe_copy_dcb_cfg()
132 if (dcfg->tc_config[j].dcb_pfc != scfg->tc_config[j].dcb_pfc) { in ixgbe_copy_dcb_cfg()
133 dcfg->tc_config[j].dcb_pfc = scfg->tc_config[j].dcb_pfc; in ixgbe_copy_dcb_cfg()
138 if (dcfg->pfc_mode_enable != scfg->pfc_mode_enable) { in ixgbe_copy_dcb_cfg()
139 dcfg->pfc_mode_enable = scfg->pfc_mode_enable; in ixgbe_copy_dcb_cfg()
/drivers/usb/dwc2/
Dgadget.c1198 u32 dcfg; in dwc2_hsotg_process_control() local
1220 dcfg = dwc2_readl(hsotg->regs + DCFG); in dwc2_hsotg_process_control()
1221 dcfg &= ~DCFG_DEVADDR_MASK; in dwc2_hsotg_process_control()
1222 dcfg |= (le16_to_cpu(ctrl->wValue) << in dwc2_hsotg_process_control()
1224 dwc2_writel(dcfg, hsotg->regs + DCFG); in dwc2_hsotg_process_control()
Dcore.h560 u32 dcfg; member
Dcore.c150 dr->dcfg = dwc2_readl(hsotg->regs + DCFG); in dwc2_backup_device_registers()
209 dwc2_writel(dr->dcfg, hsotg->regs + DCFG); in dwc2_restore_device_registers()
/drivers/net/ethernet/cadence/
Dmacb.c2225 u32 dcfg; in macb_configure_caps() local
2233 dcfg = gem_readl(bp, DCFG1); in macb_configure_caps()
2234 if (GEM_BFEXT(IRQCOR, dcfg) == 0) in macb_configure_caps()
2236 dcfg = gem_readl(bp, DCFG2); in macb_configure_caps()
2237 if ((dcfg & (GEM_BIT(RX_PKT_BUFF) | GEM_BIT(TX_PKT_BUFF))) == 0) in macb_configure_caps()
/drivers/usb/dwc3/
Dcore.h776 u32 dcfg; member
Dgadget.c2969 dwc->dcfg = dwc3_readl(dwc->regs, DWC3_DCFG); in dwc3_gadget_suspend()
3001 dwc3_writel(dwc->regs, DWC3_DCFG, dwc->dcfg); in dwc3_gadget_resume()