Home
last modified time | relevance | path

Searched refs:host_int (Results 1 – 8 of 8) sorted by relevance

/drivers/net/ethernet/ti/
Dtlan.c1156 u16 host_int; in tlan_handle_interrupt() local
1161 host_int = inw(dev->base_addr + TLAN_HOST_INT); in tlan_handle_interrupt()
1162 type = (host_int & TLAN_HI_IT_MASK) >> 2; in tlan_handle_interrupt()
1167 outw(host_int, dev->base_addr + TLAN_HOST_INT); in tlan_handle_interrupt()
1168 ack = tlan_int_vector[type](dev, host_int); in tlan_handle_interrupt()
1367 static u32 tlan_handle_tx_eof(struct net_device *dev, u16 host_int) in tlan_handle_tx_eof() argument
1464 static u32 tlan_handle_stat_overflow(struct net_device *dev, u16 host_int) in tlan_handle_stat_overflow() argument
1500 static u32 tlan_handle_rx_eof(struct net_device *dev, u16 host_int) in tlan_handle_rx_eof() argument
1616 static u32 tlan_handle_dummy(struct net_device *dev, u16 host_int) in tlan_handle_dummy() argument
1646 static u32 tlan_handle_tx_eoc(struct net_device *dev, u16 host_int) in tlan_handle_tx_eoc() argument
[all …]
/drivers/scsi/qla2xxx/
Dqla_nx.c2061 if (RD_REG_DWORD(&reg->host_int)) { in qla82xx_intr_handler()
2089 WRT_REG_DWORD(&reg->host_int, 0); in qla82xx_intr_handler()
2111 uint32_t host_int = 0; in qla82xx_msix_default() local
2127 host_int = RD_REG_DWORD(&reg->host_int); in qla82xx_msix_default()
2128 if (qla2x00_check_reg32_for_disconnect(vha, host_int)) in qla82xx_msix_default()
2130 if (host_int) { in qla82xx_msix_default()
2158 WRT_REG_DWORD(&reg->host_int, 0); in qla82xx_msix_default()
2175 uint32_t host_int = 0; in qla82xx_msix_rsp_q() local
2188 host_int = RD_REG_DWORD(&reg->host_int); in qla82xx_msix_rsp_q()
2189 if (qla2x00_check_reg32_for_disconnect(vha, host_int)) in qla82xx_msix_rsp_q()
[all …]
Dqla_nx.h860 uint32_t host_int; /* Interrupt status. */ member
Dqla_nx2.c3936 if (RD_REG_DWORD(&reg->host_int)) { in qla8044_intr_handler()
3966 WRT_REG_DWORD(&reg->host_int, 0); in qla8044_intr_handler()
/drivers/scsi/qla4xxx/
Dql4_isr.c1065 writel(0, &ha->qla4_82xx_reg->host_int); in qla4_82xx_interrupt_service_routine()
1066 readl(&ha->qla4_82xx_reg->host_int); in qla4_82xx_interrupt_service_routine()
1109 writel(0, &ha->qla4_82xx_reg->host_int); in qla4_82xx_spurious_interrupt()
1250 if (!(readl(&ha->qla4_82xx_reg->host_int) & in qla4_82xx_intr_handler()
1404 if (!(readl(&ha->qla4_82xx_reg->host_int) & in qla4_8xxx_default_intr_handler()
1450 writel(0, &ha->qla4_82xx_reg->host_int); in qla4_8xxx_msix_rsp_q()
Dql4_fw.h64 __le32 host_int; /* Offset 0x0504 (R/W): Interrupt status. */ member
Dql4_nx.c3618 writel(0, &ha->qla4_82xx_reg->host_int); in qla4_8xxx_load_risc()
3619 readl(&ha->qla4_82xx_reg->host_int); in qla4_8xxx_load_risc()
3941 intr_status = readl(&ha->qla4_82xx_reg->host_int); in qla4_82xx_process_mbox_intr()
Dql4_os.c5466 writel(0, &ha->qla4_82xx_reg->host_int); in qla4xxx_free_adapter()
5467 readl(&ha->qla4_82xx_reg->host_int); in qla4xxx_free_adapter()