Searched refs:input_clk_is_div_2 (Results 1 – 2 of 2) sorted by relevance
36 u8 input_clk_is_div_2; member
405 if(state->cfg.input_clk_is_div_2) in dib7000m_reset_pll()