Home
last modified time | relevance | path

Searched refs:pll9 (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/i915/
Dintel_ddi.c1754 crtc_state->dpll_hw_state.pll9 = 5 << PORT_PLL_LOCK_THRESHOLD_SHIFT; in bxt_ddi_pll_select()
2871 temp |= pll->config.hw_state.pll9; in bxt_ddi_pll_enable()
2961 hw_state->pll9 = I915_READ(BXT_PORT_PLL(port, 9)); in bxt_ddi_pll_get_hw_state()
2962 hw_state->pll9 &= PORT_PLL_LOCK_THRESHOLD_MASK; in bxt_ddi_pll_get_hw_state()
Di915_drv.h387 uint32_t ebb0, ebb4, pll0, pll1, pll2, pll3, pll6, pll8, pll9, pll10, member
Dintel_display.c12097 pipe_config->dpll_hw_state.pll9, in intel_dump_pipe_config()